


Introduction

This programming manual describes how to program the Flash memory of the STM32L151xx, STM32L152xx and STM32L162xx medium, medium+ and high density microcontrollers. For convenience, these are referred to as STM32L15xxx in the rest of this document unless otherwise specified.

The Flash memory includes a program memory block, a data EEPROM block and an Option bytes block (see [Figure 1](#)). The blocks are interfaced via a common set of control registers in the Flash interface (FLITF).

Figure 1. Flash memory programming overview



The STM32L15xxx Flash memory can be programmed using in-circuit programming or in-application programming.

The **in-circuit programming (ICP)** method is used to update the entire contents of the Flash memory, using the JTAG, SWD protocol or the boot loader (through USART for any STM32L1xxx plus USB for high density device) to load the user application into the microcontroller. ICP offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices.

In contrast to the ICP method, **in-application programming (IAP)** can use any communication interface supported by the microcontroller (I/Os, USB, UART, I²C, SPI, etc.) to download programming data into memory. IAP allows the user to re-program the Flash memory while the application is running. Nevertheless, part of the application has to have been previously programmed in the Flash memory using ICP.

The Flash interface implements instruction access and data access based on the AHB protocol. It implements a prefetch buffer that speeds up CPU code execution. It also implements the logic necessary to carry out Flash memory operations (Program/Erase). Read/Write protections and option bytes are also implemented.

Contents

Glossary **6**

1 Introduction **7**

2 Main features **8**

3 Flash module organization **9**

 3.1 Read interface 12

 3.1.1 Relation between CPU clock frequency and Flash memory read time . 12

 3.1.2 Instruction prefetch when Flash access is 64 bits 14

 3.1.3 Data management 15

4 Memory operations **16**

 4.1 Unlocking/locking memory 16

 4.1.1 Unlocking the Data EEPROM block and the FLASH_PECR register .. 16

 4.1.2 Unlocking the program memory 16

 4.1.3 Unlocking the option byte block 17

 4.2 Erasing memory 18

 4.2.1 Data EEPROM word erase 18

 4.2.2 Data EEPROM double word erase 19

 4.2.3 Program memory page erase 19

 4.2.4 Program memory parallel page erase 19

 4.3 Programming memory 20

 4.3.1 Program memory Fast Word Write 20

 4.3.2 Program memory Half Page Write 20

 4.3.3 Program memory Parallel Half Page Write 21

 4.3.4 Data EEPROM double Word Write 21

 4.3.5 Data EEPROM Fast Word Write 22

 4.3.6 Data EEPROM Word Write 22

 4.3.7 Data EEPROM Fast Half Word Write 23

 4.3.8 Data EEPROM Half Word Write 23

 4.3.9 Data EEPROM Fast Byte Write 24

 4.3.10 Data EEPROM Byte Write 24

 4.4 Read while write (RWW) 25



| | | |
|-----------|---|-----------|
| 4.4.1 | Alignment error flag | 27 |
| 4.4.2 | Size error flag | 28 |
| 4.4.3 | Bus error (Cortex-M3 hardfault or Busfault) | 28 |
| 5 | Option byte description | 29 |
| 5.1 | Option byte block programming | 32 |
| 6 | Quick reference to programming/erase functions | 33 |
| 7 | Memory protection | 35 |
| 7.1 | Readout protection (RDP) of the program and data EEPROMs | 35 |
| 7.1.1 | Level 1: memory read protection enabled | 35 |
| 7.1.2 | Level 2: memory read protection enabled and all debug features disabled | 36 |
| 7.2 | Write protection (WRP) of the program memory | 37 |
| 7.3 | Write protection error flag | 37 |
| 8 | Interrupts | 38 |
| 9 | Register description | 39 |
| 9.1 | Access control register (FLASH_ACR) | 39 |
| 9.2 | Program/erase control register (FLASH_PECR) | 40 |
| 9.3 | Power down key register (FLASH_PDKEYR) | 42 |
| 9.4 | Program/erase key register (FLASH_PEKEYR) | 43 |
| 9.5 | Program memory key register (FLASH_PRGKEYR) | 43 |
| 9.6 | Option byte key register (FLASH_OPTKEYR) | 44 |
| 9.7 | Status register (FLASH_SR) | 44 |
| 9.8 | Option byte register (FLASH_OBR) | 46 |
| 9.9 | Write protection register (FLASH_WRPx) | 47 |
| 9.10 | Register map | 48 |
| 10 | Revision history | 49 |

List of tables

| | | |
|-----------|--|----|
| Table 1. | Flash module organization (medium density devices) | 9 |
| Table 2. | Flash module organization (medium+ devices) | 10 |
| Table 3. | Flash module organization (high density devices) | 11 |
| Table 4. | Number of wait states (WS) according to CPU clock (HCLK) frequency | 13 |
| Table 6. | Data EEPROM programming times | 25 |
| Table 7. | Read While Write Summary | 26 |
| Table 8. | Prohibited operations | 28 |
| Table 9. | Option byte organization | 29 |
| Table 10. | Description of the option bytes | 30 |
| Table 11. | Programming/erase functions (medium density devices) | 33 |
| Table 12. | Programming/erase functions (high density devices) | 34 |
| Table 13. | Flash memory module protection according to RDP and its complement | 36 |
| Table 14. | Interrupts | 38 |
| Table 15. | Register map and reset values | 48 |
| Table 16. | Document revision history | 49 |

List of figures

Figure 1. Flash memory programming overview 1
Figure 2. Sequential 32 bits instructions execution 14
Figure 3. RDP levels 36

Glossary

This section gives a brief definition of acronyms and abbreviations used in this document:

- Medium-density devices are STM32L151xx and STM32L152xx microcontrollers where the program memory density ranges between 64 and 128 Kbytes.
- Medium+ density devices are STM32L151xx, STM32L152xx and STM32L162xx microcontrollers where the program memory density size is 256 Kbytes.

Note: For CSP64, BGA132, QFP144 packages, the chip follows the characteristics of high density devices with bank 1 containing 192 Kbytes of program flash and 6 Kbytes of data EEPROM and with bank 2 containing 64 Kbytes of program flash and 2 Kbytes of data EEPROM.

- High-density devices are STM32L151xx, STM32L152xx and STM32L162xx microcontrollers where the program memory density is 384 Kbytes.
- The Cortex-M3 core integrates two debug ports:
 - JTAG debug port (JTAG-DP) provides a 5-pin standard interface based on the Joint Test Action Group (JTAG) protocol
 - SWD debug port (SWD-DP) provides a 2-pin (clock and data) interface based on the Serial Wire Debug (SWD) protocol
For both the JTAG and SWD protocols please refer to the *ARM CoreSight on-chip trace and debug documentation*
- Word: data/instruction of 32-bit length
- Half word: data/instruction of 16-bit length
- Byte: data of 8-bit length
- Double word: data of 64-bit length
- Page: 64 words of program memory
- Sector: 16 pages (write protection granularity)
- IAP (in-application programming): IAP is the ability to re-program the Flash memory of a microcontroller while the user program is running.
- ICP (in-circuit programming): ICP is the ability to program the Flash memory of a microcontroller using the JTAG protocol, the SWD protocol or the boot loader while the device is mounted on the user application board.
- I-Code: this bus connects the Instruction bus of the Cortex-M3 core to the Flash instruction interface. Prefetch is performed on this bus.
- D-Code: this bus connects the D-Code bus (literal load and debug access) of the Cortex-M3 to the Flash Data Interface.
- Option bytes: product configuration bits stored in Flash memory
- OBL: option byte loader
- AHB: advanced high-performance bus
- CPU (central processing unit): this term stands for the Cortex-M3 core

1 Introduction

The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the memory module. It implements the erase and program memory operations and the read and write protection mechanisms.

The Flash memory interface accelerates code execution with a system of instruction prefetch.

2 Main features

- Up to 396 Kbytes total storage capacity
- Memory organization:
 - Up to 384 Kbytes of program memory
 - Up to 12 Kbytes of data EEPROM
 - Up to 8 Kbytes of system memory and 64 bytes of option bytes
- Dual bank organisation (in high density devices): each bank has up to:
 - 192 Kbytes of program memory and 6 Kbytes of data EEPROM
 - 4 Kbytes of system memory and 32 bytes of option bytes

Flash memory interface (FLITF) features:

- Flash module read operations: read access is performed on 64 or 32 bits
- Flash module program/erase operations
- Read/write protection
- Write access is performed on 32 bits
- Option byte loader
- Low power mode:
 - Flash module in Power down mode when the STM32L15xxx is in Standby mode or Stop mode
 - Flash module can be placed in Power down or Idle mode when the STM32L15xxx is in Sleep mode
 - Flash module can be placed in Power down or Idle mode when the STM32L15xxx is in Run mode

Note: The DMA can only access Flash memory module with read operations.

3 Flash module organization

The memory is organized as Program memory blocks, data EEPROM blocks and information blocks. [Table 1](#), [Table 2](#) and [Table 3](#) show the memory organization.

The program memory block is divided into sectors of 4 Kbytes each, and each sector is further split up into 16 pages of 256 bytes each. The sector is the write protection granularity. The pages are the erase granularity for the program memory block.

The program memory pages can be written using a half page programming or a fast word programming operation.

Data EEPROM can be erased and written by:

- Double word
- Word/ Fast word
- Half word / Fast half word
- Byte / Fast byte

During a write/erase operation to the Flash memory (except Half Page programming or Double-word erase/write), any attempt to read the same bank of Flash memory stalls the bus. The read operation is executed correctly once the programming operation is completed. This means that code or data fetches cannot be performed while a write/erase operation is ongoing in the same bank.

For more details, refer to [Section 4.2: Erasing memory on page 18](#) and [Section 4.3: Programming memory on page 20](#).

Note: Code execution is not possible from Data EEPROM.

Table 1. Flash module organization (medium density devices)

| Block | Name | | Memory addresses | Size |
|----------------|-----------|---------------|---------------------------|-----------|
| Program memory | Sector 0 | Page 0 | 0x0800 0000 - 0x0800 00FF | 256 bytes |
| | | Page 1 | 0x0800 0100 - 0x0800 01FF | 256 bytes |
| | | Page 2 | 0x0800 0200 - 0x0800 02FF | 256 bytes |
| | | Page 3 | 0x0800 0300 - 0x0800 03FF | 256 bytes |
| | | Page 4 to 7 | 0x0800 0400 - 0x0800 07FF | 1 Kbytes |
| | | Page 8 to 11 | 0x0800 0800 - 0x0800 0BFF | 1 Kbyte |
| | | Page 12 to 15 | 0x0800 0C00 - 0x0800 0FFF | 1 Kbyte |
| | Sector 1 | | 0x0800 1000 - 0x0800 1FFF | 4 Kbytes |
| | Sector 2 | | 0x0800 2000 - 0x0800 2FFF | 4 Kbytes |
| | Sector 3 | | 0x0800 3000 - 0x0800 3FFF | 4 Kbytes |
| | . | | . | . |
| | . | | . | . |
| | . | | . | . |
| | Sector 30 | | 0x0801 E000 - 0x0801 EFFF | 4 Kbytes |
| | Sector 31 | | 0x0801 F000 - 0x0801 FFFF | 4 Kbytes |

Table 1. Flash module organization (medium density devices) (continued)

| Block | Name | | Memory addresses | Size |
|----------------------|--------------------------|---------------------------|---------------------------|------------|
| Data memory / EEPROM | DATA | | 0x0808 0000 - 0x0808 0FFF | 4096 bytes |
| Information block | System memory | Page 0 | 0x1FF0 0000 - 0X1FF0 00FF | 256 bytes |
| | | Page 1 | 0x1FF0 0100 - 0X1FF0 01FF | 256 bytes |
| | | Page 2 | 0x1FF0 0200 - 0X1FF0 02FF | 256 bytes |
| | | Page 3 | 0x1FF0 0300 - 0X1FF0 03FF | 256 bytes |
| | | . | . | . |
| | | . | . | . |
| | Page 15 | 0x1FF0 0F00 - 0X1FF0 0FFF | 256 bytes | |
| | Option bytes block: OPTB | | 0x1FF8 0000 - 0X1FF8 000F | 16 bytes |

Table 2. Flash module organization (medium+ devices)

| Block | Name | | Memory addresses | Size |
|------------------------|------------------------|---------------------------|---------------------------|-----------|
| Program memory | Sector 0 | Page 0 | 0x0800 0000 - 0x0800 00FF | 256 bytes |
| | | Page 1 | 0x0800 0100 - 0x0800 01FF | 256 bytes |
| | | Page 2 | 0x0800 0200 - 0x0800 02FF | 256 bytes |
| | | Page 3 | 0x0800 0300 - 0x0800 03FF | 256 bytes |
| | | Page 4 to 7 | 0x0800 0400 - 0x0800 07FF | 1 Kbytes |
| | | Page 8 to 11 | 0x0800 0800 - 0x0800 0BFF | 1 Kbytes |
| | | Page 12 to 15 | 0x0800 0C00 - 0x0800 0FFF | 1 Kbytes |
| | Sector 1 | Page 16 to 31 | 0x0800 1000 - 0x0800 1FFF | 4 Kbytes |
| | Sector 2 | Page 32 to 47 | 0x0800 2000 - 0x0800 2FFF | 4 Kbytes |
| | Sector 3 | Page 48 to 63 | 0x0800 3000 - 0x0800 3FFF | 4 Kbytes |
| | . | . | . | . |
| | . | . | . | . |
| | . | . | . | . |
| | Sector 30 | Page 478 to 495 | 0x0801 E000 - 0x0801 EFFF | 4 Kbytes |
| | Sector 31 | Page 496 to 511 | 0x0801 F000 - 0x0801 FFFF | 4 Kbytes |
| | Sector 32 to Sector 47 | Page 512 to 767 | 0x0802 0000 - 0x0802 FFFF | 64 Kbytes |
| Sector 48 to Sector 63 | Page 768 to 1024 | 0x0803 0000 - 0x0803 FFFF | 64 Kbytes | |

Table 2. Flash module organization (medium+ devices) (continued)

| Block | Name | | Memory addresses | Size |
|-------------------|--------------------|---------------------------|---------------------------|-----------|
| Data memory | Data EEPROM Bank | DATA Bank | 0x0808 0000 - 0x0808 1FFF | 8 Kbytes |
| Information Block | System memory Bank | Page 0 | 0x1FF0 0000 - 0x1FF0 00FF | 256 bytes |
| | | Page 1 | 0x1FF0 0100 - 0x1FF0 01FF | 256 bytes |
| | | Page 2 | 0x1FF0 0200 - 0x1FF0 02FF | 256 bytes |
| | | Page 3 | 0x1FF0 0300 - 0x1FF0 03FF | 256 bytes |
| | | . | . | . |
| | | . | . | . |
| | | . | . | . |
| | Page 15 | 0x1FF0 0F00 - 0x1FF0 0FFF | 256 bytes | |
| | | Page 16 to 31 | 0x1FF0 1000 - 0x1FF0 1FFF | 4 Kbytes |
| | Option bytes Bank | OPTB | 0x1FF8 0000 - 0x1FF8 001F | 32 bytes |
| | | ENGB | 0x1FF8 0020 - 0x1FF8 00FF | 224 bytes |

Table 3. Flash module organization (high density devices)

| Block | Name | | Memory addresses | Size |
|------------------------|-----------------|---------------------------|---------------------------|-----------|
| Program memory bank 1 | Sector 0 | Page 0 | 0x0800 0000 - 0x0800 00FF | 256 bytes |
| | | Page 1 | 0x0800 0100 - 0x0800 01FF | 256 bytes |
| | | Page 2 | 0x0800 0200 - 0x0800 02FF | 256 bytes |
| | | Page 3 | 0x0800 0300 - 0x0800 03FF | 256 bytes |
| | | Page 4 to 7 | 0x0800 0400 - 0x0800 07FF | 1 Kbytes |
| | | Page 8 to 11 | 0x0800 0800 - 0x0800 0BFF | 1 Kbytes |
| | | Page 12 to 15 | 0x0800 0C00 - 0x0800 0FFF | 1 Kbytes |
| | Sector 1 | Page 16 to 31 | 0x0800 1000 - 0x0800 1FFF | 4 Kbytes |
| | Sector 2 | Page 32 to 47 | 0x0800 2000 - 0x0800 2FFF | 4 Kbytes |
| | Sector 3 | Page 48 to 63 | 0x0800 3000 - 0x0800 3FFF | 4 Kbytes |
| | . | . | . | . |
| | . | . | . | . |
| | . | . | . | . |
| | Sector 30 | Page 478 to 495 | 0x0801 E000 - 0x0801 EFFF | 4 Kbytes |
| | Sector 31 | Page 496 to 511 | 0x0801 F000 - 0x0801 FFFF | 4 Kbytes |
| Sector 32 to Sector 47 | Page 512 to 767 | 0x0802 0000 - 0x0802 FFFF | 64 Kbytes | |

Table 3. Flash module organization (high density devices) (continued)

| Block | Name | | Memory addresses | Size |
|-----------------------|------------------------|-------------------|---------------------------|------------|
| Program memory bank 2 | Sector 48 to Sector 79 | Page 768 to 1279 | 0x0803 0000 - 0x0804 FFFF | 128 Kbytes |
| | Sector 80 to Sector 95 | Page 1278 to 1535 | 0x0805 0000 - 0x0805 FFFF | 64 Kbytes |
| Data EEPROM bank 1 | | | 0x0808 0000 - 0x0808 17FF | 6 Kbytes |
| Data EEPROM bank 2 | | | 0x0808 1800 - 0x0808 2FFF | 6 Kbytes |
| System memory bank 1 | | Page 0 | 0x1FF0 0000 - 0x1FF0 00FF | 256 bytes |
| | | Page 1 | 0x1FF0 0100 - 0x1FF0 01FF | 256 bytes |
| | | Page 2 | 0x1FF0 0200 - 0x1FF0 02FF | 256 bytes |
| | | Page 3 | 0x1FF0 0300 - 0x1FF0 03FF | 256 bytes |
| | | . | . | . |
| | | Page 15 | 0x1FF0 0F00 - 0x1FF0 0FFF | 256 bytes |
| System memory bank 2 | | Page 16 to 31 | 0x1FF0 1000 - 0x1FF0 1FFF | 4 Kbytes |
| Option bytes bank 1 | | OPTB | 0x1FF8 0000 - 0x1FF8 001F | 32 bytes |
| Option bytes bank 2 | | OPTB | 0x1FF8 0080 - 0x1FF8 009F | 32 bytes |

3.1 Read interface

3.1.1 Relation between CPU clock frequency and Flash memory read time

The Flash memory is read by 64 bits or 32 bits.

64-bit access is configured by setting the ACC64 bit in the Flash access control register (FLASH_ACR). This access mode accelerates the execution of program operations.

Prefetch is useful when the Flash memory cannot be accessed for a CPU cycle. In this case, the number of wait states (LATENCY) must be correctly programmed in the Flash access control register (FLASH_ACR) according to the frequency of the CPU clock (HCLK) and the supply voltage of the device. [Table 4](#) shows the correspondence between wait states and CPU clock frequency.

Table 4. Number of wait states (WS) according to CPU clock (HCLK) frequency

| HCLK frequency (MHz) | | | Wait states (LATENCY) |
|--|--------------------------------|---------------------------------|-----------------------|
| Voltage range 1.65 V to 3.6 V | | Voltage range 2.0 V to 3.6 V | |
| V _{CORE} = 1.2 V | V _{CORE} = 1.5 V | V _{CORE} = 1.8 V | |
| 0 < f _{HCLK} ≤ 2 MHz (in medium density devices) 0 < f _{CPU} ≤ 4 (in high density devices) | 0 < f _{HCLK} ≤ 8 MHz | 0 < f _{HCLK} ≤ 16 MHz | 0 WS (1 HCLK cycle) |
| 2 < f _{HCLK} ≤ 4 MHz (in medium density devices) 0 < f _{HCLK} ≤ 8 (in high density devices) | 8 < f _{HCLK} ≤ 16 MHz | 16 < f _{HCLK} ≤ 32 MHz | 1 WS (2 HCLK cycles) |

It is also possible to access the Flash memory by 32 bits. This is done by clearing the ACC64 bit in FLASH_ACR. In this case, prefetch has to be disabled. 32-bit access reduces the consumption, so it is used when the CPU frequency is low. In this case, the number of wait states must be 0.

After reset, the used clock is the MSI (2 MHz) with 0 WS configured in the FLASH_ACR register. 32-bit access is enabled and prefetch is disabled.

ST strongly recommends to use the following software sequences to tune the number of wait states needed to access the Flash memory with the CPU frequency.

Increasing the CPU frequency (in the same voltage range).

- Program the 64-bit access by setting the ACC64 bit in FLASH_ACR
- Check that 64-bit access is taken into account by reading FLASH_ACR
- Program 1 WS to the LATENCY bit in FLASH_ACR
- Check that the new number of WS is taken into account by reading FLASH_ACR
- Modify the CPU clock source by writing to the SW bits in the RCC_CFGR register
- If needed, modify the CPU clock prescaler by writing to the HPRE bits in RCC_CFGR
- Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFGR register

Decreasing the CPU frequency (in the same voltage range).


- Modify the CPU clock source by writing to the SW bits in the RCC_CFGR register
- If needed, modify the CPU clock prescaler by writing to the HPRE bits in RCC_CFGR
- Check that the new CPU clock source or/and the new CPU clock prescaler value is/are taken into account by reading the clock source status (SWS bits) or/and the AHB prescaler value (HPRE bits), respectively, in the RCC_CFGR register
- Program the new number of WS to the LATENCY bit in FLASH_ACR
- Check that the new number of WS is taken into account by reading FLASH_ACR
- Program the 32-bit access by clearing ACC64 in FLASH_ACR
- Check that 32-bit access is taken into account by reading FLASH_ACR

3.1.2 Instruction prefetch when Flash access is 64 bits

Each Flash memory read operation provides 64 bits from either 2 instructions of 32 bits or 4 instructions of 16 bits depending on the program launched. So, in case of sequential code, at least 2 CPU cycles are needed to execute the previous read instruction line. Prefetch on the I-Code bus can be used to read the next sequential instruction line from the Flash memory while the current instruction line is being requested by the CPU. Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register. This feature is useful if at least one wait state is needed to access the Flash memory.

Figure 2 shows the execution of sequential 32-bit instructions with and without prefetch when 1 WS is needed to access the Flash memory.

Figure 2. Sequential 32 bits instructions execution



Note: When the code is not sequential (branch), the instruction may not be present neither in the current instruction line used nor in the prefetched instruction line. In this case, the penalty in terms of number of cycles is at least equal to the number of Wait States.

Table 5 shows the supported ACC64, LATENCY and PRFTEN configurations.

Table 5. Allowed configuration in FLASH_ACR

| LATENCY | ACC64 = 0 | | ACC64 = 1 | |
|---------|------------|------------|------------|------------|
| | PRFTEN = 0 | PRFTEN = 1 | PRFTEN = 0 | PRFTEN = 1 |
| 0 | Yes | No | Yes | Yes |
| 1 | No | No | Yes | Yes |

3.1.3 Data management

The literal pools are fetched from the Flash memory through the D-Code bus during the execution stage of the CPU pipeline. The CPU pipeline is consequently stalled until a requested literal pool is provided. To limit the time lost due to literal pools, accesses through the D-Code AHB data bus have the priority over accesses through the I-Code AHB instruction bus.

4 Memory operations

4.1 Unlocking/locking memory

Program and erase operations are managed by the FLITF.

The following blocks can be separately locked or unlocked:

- Data EEPROM with the PECCR register
- Program memory
- Option bytes

The steps required for each operation are described in the sections below:

4.1.1 Unlocking the Data EEPROM block and the FLASH_PECR register

After reset, Data EEPROM block and the Program/erase control register (FLASH_PECR) are not accessible in write mode and the PELOCK bit in FLASH_PECR is set. The same unlocking sequence unprotects them both at the same time.

The following sequence is used to unlock the Data EEPROM block and FLASH_PECR register:

- Write PEKEY1= 0x89ABCDEF to the Program/erase key register (FLASH_PEKEYR)
- Write PEKEY2= 0x02030405 to the Program/erase key register (FLASH_PEKEYR)

Any wrong key sequence will lock up the Data EEPROM block and the FLASH_PECR register until the next reset, and return a bus error (Cortex-M3 hardfault or busfault). So a bus error is returned in any of the three cases below:

- after the first write access if the entered PEKEY1 value is erroneous
- during the second write access if PEKEY1 is correctly entered but the PEKEY2 value does not match
- if there is any attempt to write a third value to PEKEYR

When properly executed, the unlocking sequence clears the PELOCK bit in the FLASH_PECR register.

To lock the FLASH_PECR and the data EEPROM again, the software only needs to set the PELOCK bit in FLASH_PECR.

4.1.2 Unlocking the program memory

An additional protection is implemented to write to the program memory (in pages not write-protected (WRP)).

After reset, the program memory is not accessible in write mode: the PRGLOCK bit is set in FLASH_PECR. Write access to the program memory is granted again by clearing the PRGLOCK bit.

The following sequence is used to unlock the program memory:

- Unlock the FLASH_PECR register (see [Section 4.1.1](#))
- Write PRGKEY1= 0x8C9DAEBF to the Program memory key register (FLASH_PRGKEYR)
- Write PRGKEY2= 0x13141516 to the Program memory key register (FLASH_PRGKEYR)

Any wrong key sequence will lock up PRGLOCK in FLASH_PECR until the next reset, and return a bus error (Cortex-M3 hardfault or busfault). So a bus error is returned in any of the three cases below:

- after the first write access if the entered PRGKEY1 value is erroneous
- during the second write access if PRGKEY1 is correctly entered but the PRGKEY2 value does not match
- if there is any attempt to write a third value to PRGKEYR

When properly executed, the unlocking sequence clears the PRGLOCK bit and the program memory is write accessible.

To lock the program memory again, the software only needs to set the PRGLOCK bit in FLASH_PECR.

4.1.3 Unlocking the option byte block

An additional write protection is implemented on the option byte block.

After reset, the option bytes are not accessible in write mode: the OPTLOCK bit in FLASH_PECR is set. Write access to the option bytes is granted again by clearing OPTLOCK.

The following sequence is used to unlock the option byte block:

- Unlock the FLASH_PECR register (see [Section 4.1.1](#))
- Write OPTKEY1= 0xFBEAD9C8 to the Option key register (FLASH_OPTKEYR)
- Write OPTKEY2= 0x24252627 to the Option key register (FLASH_OPTKEYR)

Any wrong key sequence will lock up OPTLOCK in FLASH_PECR until the next reset, and return a bus error (Cortex-M3 hardfault or busfault). So a bus error is returned in any of the three cases below:

- after the first write access if the entered OPTKEY1 value is erroneous
- during the second write access if OPTKEY1 is correctly entered but the OPTKEY2 value does not match
- if there is any attempt to write a third value to OPTKEYR

When properly executed, the unlocking sequence clears the OPTLOCK bit and the option bytes are write accessible.

To lock the option byte block again, the software only needs to set the OPTLOCK bit in FLASH_PECR.

4.2 Erasing memory

Different erase operations are available for Program memory and Data EEPROM because they have different granularity. These operations are:

- **Data EEPROM:** word and double word erase
- **Program memory:** page erase (and parallel page erase for high density devices)
- **Mass erase:** This erases the Program memory, Data EEPROM and Option bytes (in both banks for high density devices)

4.2.1 Data EEPROM word erase

This operation is used to erase a word in Data EEPROM. To do so:

- Unlock the Data EEPROM and the FLASH_PECR register
- Write a word to a valid address in data EEPROM with the value 0x0000 0000
- This activates an erase phase

Note: This function can be executed from both banks, RAM or external memory. If it is from the same bank, the program is stalled for one Tprog.

4.2.2 Data EEPROM double word erase

This operation is used to erase a double word in Data EEPROM.

To do so:

- Unlock the Data EEPROM and the FLASH_PECR register
- Set the ERASE bit in the FLASH_PECR register
- Set the DATA bit in the FLASH_PECR register to erase a data double word
- Wait for the BSY bit to be cleared
- Write 0x0000 0000 to each of the two data words to be erased

Note: This function can be executed from one bank to the other one, or from RAM. In case of a read access in the same bank during this feature, a Bus error is generated.

Warning: Data EEPROM double word erase is possible only from SRAM, from external memory or from bank 1 to bank 2 and vice versa.

4.2.3 Program memory page erase

This operation is used to erase a page in program memory (64 words). To do so:

- Unlock the FLASH_PECR register
- Unlock the Program memory
- Set the ERASE bit in the FLASH_PECR register
- Set the PROG bit in the FLASH_PECR register to choose program page
- Wait for the BSY bit to be cleared
- Write 0x0000 0000 to the first word of the program page to erase

Note: This function can be executed from both banks, RAM or external memory. If it is from the same bank, the program is stalled for one T_{prog} .

4.2.4 Program memory parallel page erase

This operation is available for high density devices only. It is used to erase two parallel pages in program memory (64 words in each bank). To do so:

- Unlock the FLASH_PECR register
- Unlock the Program memory
- Set the PARALLBANK bit in the FLASH_PECR register
- Set the ERASE bit in the FLASH_PECR register
- Set the PROG bit in the FLASH_PECR register to choose program page
- Wait for the BSY bit to be cleared
- Write 0x0000 0000 to the first word of the program page to erase in the first bank and 0x0000 0000 to the first word of the program page to erase in the second bank.

Note: This function can be executed only from RAM or external memory.

4.3 Programming memory

4.3.1 Program memory Fast Word Write

This operation is used to write a word to the program memory, assuming that it was previously erased. To do so:

- Unlock the FLASH_PECR register
- Unlock the Program memory
- Write a word to a valid address in the program memory. This activates a programming phase

Note: This function can be executed from both Banks, Ram or external memory. If it is from the same bank the program is stalled for one Tprog.

4.3.2 Program memory Half Page Write

This operation is used to write half a page to the program memory (32 words). To do so:

- Unlock the FLASH_PECR register
- Unlock the program memory
- Set the FPRG bit in the FLASH_PECR register (this configures FLASH_PECR to perform a data buffer loading sequence)
- Set the PROG bit in the FLASH_PECR register to access the required program memory page
- Wait for the BSY bit to be cleared
- Directly write half a page with 32 different words to the program memory address space. The words must be written sequentially starting from word 0 and ending with word 31

Warning: Half Page Write is possible only from SRAM, from external memory or from bank 1 to bank 2 and vice versa.

- Note:*
- 1 If there are more than 32 words to write, after 32 words another Half Page programming operation starts and has to be finished.
 - 2 In case of a read access in the same bank during this feature, a bus error is generated.

4.3.3 Program memory Parallel Half Page Write

This operation is used to write two half pages to the program memory (32 words in each bank). This operation is available for high density devices only.

- Unlock the FLASH_PECR register
- Unlock the program memory
- Set the PARALL_BANK bit in the FLASH_PECR register to configure FLASH_PECR to perform parallel loading of 2 sequences of 32 words, one in each bank
- Set the FPRG bit in the FLASH_PECR register (this configures FLASH_PECR to perform the data buffer loading sequences)
- Set the PROG bit in the FLASH_PECR register to access the required program memory page
- Wait for the BSY bit to be cleared
- Write two half pages directly with 64 different words to the program memory address space, 32 words in each bank. 32 words must be written sequentially starting with word 0 and ending with word 31 in bank 1. Then, in bank 2, 32 words must be written sequentially starting with word 32 and ending with word 63.

Note: This function can be executed only from RAM or external memory. Read access to EEPROM during this function is forbidden.

4.3.4 Data EEPROM double Word Write

This operation is used to write a double word to the data EEPROM. To do so:

- Unlock the Data EEPROM and the FLASH_PECR register
- Set the FPRG bit in the FLASH_PECR register (this configures FLASH_PECR to perform a data buffer loading sequence)
- Set the DATA bit in the FLASH_PECR register to access the required data EEPROM page
- Wait for the BSY bit to be cleared
- Directly write a double word by writing 2 different words to the data EEPROM address space. The words must be written sequentially starting from word 0 and ending with word 1.

Warning: Data EEPROM double word write is possible only from SRAM, from external memory or from bank 1 to bank 2 and vice versa.

- Note:*
- 1 A data EEPROM double word is written to the data EEPROM only if the first address to load is the start address of a double word (multiple of double word).
 - 2 In case of a read access in the same bank during this feature, a bus error is generated.

4.3.5 Data EEPROM Fast Word Write

This operation is used to write a word to the data EEPROM assuming that it was previously erased. The time taken for this operation is 1 tprog (see [Table 11 on page 33](#) for more details).

- Unlock the Data EEPROM and the FLASH_PECR register
- Clear the FTDW bit (FLASH_PECR[8]) assuming that the word is already erased (0x00000000).
- Write a word to a valid address in the data EEPROM
- The following operations are then performed automatically by the Flash memory interface:
 - The Flash memory interface addresses and reads the word to be written to
 - A ECC is calculated for the new word to write to the memory
 - A write operation is immediately executed (the word read by the interface must be 0x00000000 and the FTDW bit must be cleared)

Note: This function can be executed from any memory. If it is from the same bank the program is stalled for one Tprog.

4.3.6 Data EEPROM Word Write

This operation is used to write a word to the data EEPROM whatever the previous value of the word to be written to. The time taken for this is 1 or 2 tprog, depending on the FTDW bit (see [Table 11 on page 33](#) for more details).

- Unlock the Data EEPROM and the FLASH_PECR register
- Configure (Set/Clear) the FTDW bit (FLASH_PECR[8]) to execute Word Write, whatever the previous value of the word be written to
- Write a word to a valid address in the data EEPROM
- The following operations are then performed automatically by the Flash memory interface:
 - The Flash memory interface addresses and reads the word to be written to
 - A new ECC is calculated for the new word to write to the memory
 - Case 1: FTDW bit = 0:
If the word read by the interface was not 0x00000000, an erase operation is done automatically followed with a write operation. The time taken for this is 2 tprog.
If the word read by the interface was 0x00000000, a write operation is immediately executed (it takes the same time as Fast Word Write, 1 tprog).
 - Case 2: FTDW bit = 1:
If the FTDW bit is set, an erase operation is always done automatically followed by a write operation. The time taken for this is 2 tprog.

Note: This function can be executed from any memory. If it is from the same bank the program is stalled for one Tprog.

4.3.7 Data EEPROM Fast Half Word Write

This operation is used to write a NON NULL⁽¹⁾ half word to the data EEPROM assuming that the complete word was previously erased. The time taken for this is 1 tprog (see [Table 11 on page 33](#) for more details).

- Unlock the Data EEPROM and the FLASH_PECR register
- Clear the FTDW bit (FLASH_PECR[8]) assuming that the word is already erased (0x00000000)
- Write a half word to a valid address in the data EEPROM
- The following operations are then performed automatically by the Flash memory interface:
 - The Flash memory interface addresses and reads the word to be written to
 - A ECC is calculated for the new half word to write to the memory
 - A write operation is immediately executed (the word read by the interface must be 0x00000000 and the FTDW bit must be cleared)

Note: This function can be executed from any memory. If it is from the same bank the program is stalled for one Tprog.

4.3.8 Data EEPROM Half Word Write

This operation is used to write a NON NULL⁽¹⁾ half word to the data EEPROM whatever the previous value of the word to be written to. The time taken for this is 1 or 2 tprog, depending on the FTDW bit (see [Table 11 on page 33](#) for more details).

- Unlock the Data EEPROM and the FLASH_PECR register
- Configure (Set/Clear) the FTDW bit (FLASH_PECR[8]) to execute half Word Write, whatever the previous value of the half word to be written to
- Write a half word to a valid address in the data EEPROM
- The following operations are then performed automatically by the Flash memory interface:
 - The Flash memory interface addresses and reads the word to be written to
 - A new ECC is calculated for the new half word to write to the memory
 - Case 1: FTDW bit = 0:

If the word read by the interface was not 0x00000000, an erase operation is done automatically followed by a write operation. The time taken for this is 2 tprog.

If the word read by the interface was 0x00000000, a write operation is immediately executed (it takes the same time as Fast half word Write, 1 tprog).
 - Case 2: FTDW bit = 1:

An erase operation is always done automatically followed by a write operation. The time taken for this is 2 tprog.

Note: This function can be executed from any memory. If it is from the same bank the program is stalled for one Tprog.

1. This restriction applies only for medium density devices.

4.3.9 Data EEPROM Fast Byte Write

This operation is used to write a NON NULL⁽¹⁾ Byte to the data EEPROM assuming that the complete word was previously erased. The time taken for this is 1 tprog (see [Table 11 on page 33](#) for more details).

- Unlock the Data EEPROM and the FLASH_PECR register
- Clear the FTDW bit (FLASH_PECR[8]) assuming that the word is already erased (0x00000000).
- Write a byte to a valid address in the data EEPROM
- The following operations are then performed automatically by the Flash memory interface:
 - The Flash memory interface addresses and reads the word to be written to
 - A new ECC is calculated for the new byte to write to the memory
 - A write operation is immediately executed (the word read by the interface must be 0x00000000 and the FTDW bit must be cleared)

Note: This function can be executed from any memory. If it is from the same bank, the program is stalled for one Tprog.

4.3.10 Data EEPROM Byte Write

This operation is used to write a NON NULL⁽¹⁾ byte to the data EEPROM whatever the previous value of the word to be written to. The time taken for this is 1 or 2 tprog, depending on the FTDW bit (see [Table 11 on page 33](#) for more details).

- Unlock the Data EEPROM and the FLASH_PECR register
- Configure (Set/Clear) the FTDW bit (FLASH_PECR[8]) to execute byte Write, whatever the previous value of the word to write to
- Write a NON NULL byte to a valid address in the data EEPROM
- The following operations are then performed automatically by the Flash memory interface:
 - The Flash memory interface addresses and reads the word to be written to
 - A new ECC is calculated for the new byte to write to the memory
 - Case 1: FTDW bit = 0:
If the word read by the interface was not 0x00000000, an erase operation is done automatically followed by a write operation. The time taken for this is 2 tprog.
If the word read by the interface was 0x00000000, a write operation is immediately executed (it takes the same time as Fast byte Write, 1 tprog).
 - Case 2: FTDW bit = 1:
An erase operation is always done automatically followed by a write operation. The time taken for this is 2 tprog.

Note: This function can be executed from any memory. If it is from the same bank, the program is stalled for one Tprog.

1. This restriction applies only for medium density devices.

Table 6. Data EEPROM programming times

| | FTDW bit | Word erase state | Programming time | Comments |
|--|----------|---|------------------|---|
| Data EEPROM Fast Word/Half Word/Byte Write | 0 | Word previously erased | 1 Tprog | User software has already erased the selected word using the Data EEPROM double word/word erase |
| Data EEPROM Word/Half Word/Byte Write | 0 | Word previously erased | 1 Tprog | The word read by the interface is 0x0 ==> no need for erase, this case is equal to Fast Word/Half Word/Byte write |
| | 0 | Word not erased | 2 Tprog | The word read by the interface is not 0x0 ==> an erase is done automatically |
| | 1 | Word previously erased or word not erased | 2 Tprog | An erase is done automatically whatever the word read by the interface (ECC module) |

- Note:*
- 1 When programming a Data Word, Data Half-word or Data byte from Program memory, the DCode and ICode are locked for a duration of 1 to 3 tprog. After the end of programming, the code execution resumes. To avoid this behavior, the write operation has to be executed from SRAM, the other bank, or external memory.
 - 2 When programming Data Word or Data Half-word at non-aligned addresses, the write operation may take more than 1 tprog time.
 - 3 During the Program memory half page write, Data EEPROM double word erase and Data EEPROM double word write, all read operations on the written bank are forbidden (this includes DMA read operations and debugger read operations such as breakpoints, periodic updates, etc.)
 - 4 If a PGAERR is set during a Program memory half page write or Data EEPROM double word write, the complete write operation is aborted. Software should then reset the FPRG and PROG/DATA bits and restart the write operation from the beginning.

4.4 Read while write (RWW)

In high density STM32L151xx devices, the Flash module is composed of 2 banks. These 2 banks are identical. They each contain:

- Program memory (192 Kbytes)
- Data EEPROM memory (6 Kbytes)
- Information block (System memory (4 Kbytes), and an option byte memory)

This architecture makes it possible to:

- Read bank 1 and write bank 2 (program or data matrix)
- Read bank 2 and write bank 1 (program or data matrix)
- Read bank 1 and read bank 2
- Write bank 1 and write bank 2 with some restrictions:
 - during Mass Erase
 - during Parallel Half Page Write
 - during Parallel Page Erase

All other Write while write features can't occur exactly in same time but they are managed by memory interface:

- when a write access in one bank occurs when the other bank is being written, the bus is stalled until the end of the first programming and the second one can be executed.
- when a write access in one bank occurs when the other bank is performing a multiple write access, a WRPERR is set and the new write request is aborted.

In the same way, read access and a write access can't occur exactly in same time, but they are managed by memory interface:

- when a read access in one bank occurs when this bank is being written, the bus is stalled until the end of the programming and then the read can be executed.
- when a read access in one bank occurs when this bank is being written during a multiple write access, a BUS ERROR is returned.

Caution: *It is prohibited to perform multiple programming in one bank (HalfPage, DoubleWord from one bank to the same bank).*

Table 7. Read While Write Summary

| Execution from | Operation | Destination | Comment |
|--------------------|---|--|---|
| PROG 1 (BANK 1) | WordErase FastByteWrite FastHalfWordWrite ByteWrite HalfWordWrite | DATA2 (RWW) DATA1 (with Tprog penalty) | |
| | FastWordWrite WordWrite | DATA2 (RWW) PROG 2 (RWW) DATA1 (with Tprog penalty) PROG 1 (with Tprog penalty) | |
| | PageErase | PROG 2 (RWW) PROG 1 (with Tprog penalty) | |
| | DoubleWordErase DoubleWordWrite | DATA2 (RWW) DATA 1 (prohibited) | a new write access to DATA1 or PROG 1 => WRPERR |
| | HalfPageWrite | PROG2 (RWW) PROG1 (prohibited) | a read access to BANK 2 => HARD FAULT (bus error) |

Table 7. Read While Write Summary (continued)

| Execution from | Operation | Destination | Comment |
|-------------------------|--|--|---|
| PROG 2 (BANK 2) | WordErase FastByteWrite FastHalfWordWrite ByteWrite HalfWordWrite | DATA1 (RWW) DATA2(with Tprog penalty) | |
| | FastWordWrite WordWrite | DATA1 (RWW) PROG 1(RWW) DATA 2 (with Tprog penalty) PROG 2 (with Tprog penalty) | |
| | PageErase | PROG 1 (RWW) PROG 2 (with Tprog penalty) | |
| | DoubleWordErase DoubleWordWrite | DATA 1 (RWW) DATA 2 (prohibited) | a new write access to DATA 2 or PROG 2=> WRPERR |
| | HalfPageWrite | PROG 1 (RWW) PROG 2 (prohibited) | a read access to BANK 1 => HARD FAULT (bus error) |
| RAM and external memory | all operations including: ParallPageErase ParallHalfPageWrite MassErase | PROG 1 DATA 1 PROG 2 DATA 2 | |

4.4.1 Alignment error flag

The Flash memory interface checks three kinds of alignment:

- A half page is written to the program memory only if the first address to load is the start address of a half page (multiple of 128 bytes) and the 31 remaining words to load are in the same half page.
- A double word is written to the data EEPROM only if the first address to load is the start address of a double word (multiple of 8 bytes)
- Change of page is not possible during half page programming

If the alignment check is not correct, the PGAERR flag (FLASH_SR[8]) is set and an interrupt can be generated. The programming operation aborts.

4.4.2 Size error flag

During the write and erase procedures, the Flash memory interface checks the data size to verify the coherence between the size of the data to write and the allowed operations.

Table 8. Prohibited operations

| Memory block | Data size |
|-------------------|---|
| Program memory | Byte/Half-Word Write prohibited Byte/Half-Word/Word Erase prohibited |
| Option byte block | Byte/Half Word prohibited |

If the check is not correct, a flag **SIZERR** (FLASH_SR[9]) is set and an interrupt can be generated.

4.4.3 Bus error (Cortex-M3 hardfault or Busfault)

A bus error (Cortex-M3 hardfault or Busfault) is returned in three cases:

- When read access through D bus or I bus is performed when memory is read protected and while the debug features are connected or boot is executing from SRAM.
- Wrong DATA EEPROM/FLASH_PECR register/Program memory/Option Bytes unlock sequence. Refer to [Section 4.1: Unlocking/locking memory](#) for more details.
- For high density devices, when a read access on bank 1 or bank 2 is performed while a DoubleWordErase, DoubleWordWrite or a HalfPageWrite is operating in the same bank.

5 Option byte description

Part of the Flash memory module is reserved for the storage of a set of option bytes. These option bytes contain information on the configuration of the product and they are configured according to the end application requirements. As a configuration example, you can select the watchdog in hardware or software mode.

In the option byte block, a 32-bit word is mapped as shown in the table below.

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------------------|----|----|----|----|----|----|----|---------------------------|----|----|----|----|----|----|----|---------------|----|----|----|----|----|---|---|---------------|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Complemented option byte1 | | | | | | | | Complemented option byte0 | | | | | | | | Option byte 1 | | | | | | | | Option byte 0 | | | | | | | |

The organization of the bytes inside the option block is as shown in [Table 9](#).

Table 9. Option byte organization

| Address | [31:24] | [23:16] | [15:8] | [7:0] |
|------------|--------------|--------------|-------------|-------------|
| 0x1FF80000 | 0xFF | nRDP | 0x00 | RDP |
| 0x1FF80004 | 0xFF | nUSER | 0x00 | USER |
| 0x1FF80008 | nWRP1[15:8] | nWRP1[7:0] | WRP1[15:8] | WRP1[7:0] |
| 0x1FF8000C | nWRP1[31:24] | nWRP1[23:16] | WRP1[31:24] | WRP1[23:16] |
| 0x1FF80010 | nWRP2[15:8] | nWRP2[7:0] | WRP2[15:8] | WRP2[7:0] |
| 0x1FF80014 | nWRP2[31:24] | nWRP2[23:16] | WRP2[31:24] | WRP2[23:16] |
| 0x1FF80018 | nWRP3[15:8] | nWRP3[7:0] | WRP3[15:8] | WRP3[7:0] |
| 0x1FF8001C | nWRP3[31:24] | nWRP3[23:16] | WRP3[31:24] | WRP3[23:16] |

Option byte loading is performed in two cases:

- When OBL_LAUNCH is set (in this case, a reset is generated)
- After every power-up of the V 18 domain (that is after POR or after Standby)

The option byte loader (OBL) reads the information block and stores the data into the option byte register (FLASH_OBR).

During the option byte loading process, it is possible to check that the loading operation was successful by verifying an option byte and its complement.

If the verification fails, the OPTVERR status bit is set and an interrupt is generated if ERRIE is set.

The option byte registers are accessible in read mode by the CPU. See “Flash option byte register” section in the *STM32L151xx and STM32L152xx reference manual (RM0038)* for more details.

Table 10. Description of the option bytes

| Memory address | Option bytes |
|----------------|--|
| 0x1FF8 0000 | <p>Bits [23:16]: nRDP</p> <p>Bits [7:0]: RDP: Read protection option byte (stored in FLASH_OBR[22:16])</p> <p>The read protection is used to protect the software code stored in Flash memory.</p> <p>0xAA: Level 0, no protection</p> <p>0xCC: Level 2, chip protection (debug and boot in SRAM features disabled)</p> <p>Others: Level 1, read protection of memories (debug features limited)</p> |
| 0x1FF8 0004 | <p>Bits [23:16] nUSER</p> <p>Bits [7:0] USER: User option byte (stored in FLASH_OBR[7:0])</p> <p>This byte is used to configure the following features:</p> <ul style="list-style-type: none"> – Select the brownout reset threshold level – Select the watchdog event: Hardware or software – Reset event when the CPU enters the Stop mode – Reset event when the CPU enters the Standby mode <p>Bits 3:0: BOR_LEV[3:0]: Brownout reset threshold level</p> <p>Bit 4: IWDG_SW</p> <ul style="list-style-type: none"> 0: Hardware independent watchdog 1: Software independent watchdog <p>Bit 5: nRST_STOP</p> <ul style="list-style-type: none"> 0: Reset generated when the CPU enters the Stop mode 1: No reset generated <p>Bit 6: nRST_STDBY</p> <ul style="list-style-type: none"> 0: Reset generated when the CPU enters the Standby mode 1: No reset generated <p>Bit 7: BFB2</p> <p>This bit is available for high density device only.</p> <p>This bit is used to boot from bank 2. It allows the CPU to boot either from system memory or bank 1 depending on its value, a jump to bank 1 or bank 2 is then performed by the bootloader depending on the value of @08000000 and @08030000.</p> <ul style="list-style-type: none"> 0: Boot from system memory 1: Boot from bank 1 |
| 0x1FF8 0008 | <p>WRP_x: Memory write protection option bytes</p> <p>Bits [31:16]: nWRP1[15:0]</p> <p>Bits [15:0]: WRP1[15:0] are stored in FLASH_WRPR1[15:0])</p> <ul style="list-style-type: none"> 0: Write protection not active on selected sector 1: Write protection active on selected sector |
| 0x1FF8 000C | <p>WRP_x: Memory write protection option bytes</p> <p>Bits [31:16]: nWRP1[31:16]</p> <p>Bits [15:0]: WRP1[31:16] are stored in FLASH_WRPR1[31:16])</p> <ul style="list-style-type: none"> 0: Write protection not active on selected sector 1: Write protection active on selected sector |

Table 10. Description of the option bytes (continued)

| Memory address | Option bytes |
|----------------|--|
| 0x1FF8 0010 | <p>WRP_x: Memory write protection option bytes Bits [31:16]: nWRP2[15:0] Bits [15:0]: WRP2[15:0] are stored in FLASH_WRP2[15:0]) 0: Write protection not active on selected sector 1: Write protection active on selected sector</p> |
| 0x1FF8 0014 | <p>WRP_x: Memory write protection option bytes Bits [31:16]: nWRP2[31:16] Bits [15:0]: WRP2[31:16] are stored in FLASH_WRP2[31:16]) 0: Write protection not active on selected sector 1: Write protection active on selected sector</p> |
| 0x1FF8 0018 | <p>WRP_x: Memory write protection option bytes Bits [31:16]: nWRP3[15:0] Bits [15:0]: WRP3[15:0] are stored in FLASH_WRP3[15:0]) 0: Write protection not active on selected sector 1: Write protection active on selected sector</p> |
| 0x1FF8 001C | <p>WRP_x: Memory write protection option bytes Bits [31:16]: nWRP3[31:16] Bits [15:0]: WRP3[31:16] are stored in FLASH_WRP3[31:16]) 0: Write protection not active on selected sector 1: Write protection active on selected sector</p> |

5.1 Option byte block programming

Only Fast Word Write, Word Write and Word Erase are possible in the option byte block.

The option bytes are not programmed in the same way as program/data EEPROM addresses.

Two unlock sequences are required:

- Unlock the FLASH_PECR register
- Unlock the option byte block

To modify the option bytes, the following steps are mandatory:

- The two option bytes of a given word must be written at the same time.
- The two complementary option bytes of a given word must be calculated and written at the same time (see [Section 5: Option byte description on page 29](#) for details on the mapping of the option bytes in a 32-bit word).
- The user can write to the option bytes to configure them depending on his requirements.
- To automatically update them in the option byte registers by option byte loading, the OBL_LAUNCH in the FLASH_PECR register should be set and a system reset is generated.
- Option byte error flags should be cleared to be able to program a new option byte.

The following table summarizes the program and erase functions.

Note: The Option bytes are only loaded when they are already programmed correctly with the corresponding complementary bytes.

6 Quick reference to programming/erase functions

Table 11. Programming/erase functions (medium density devices)

| | Operation | Block | Bit/procedure | Time |
|-----------------|--|---|---|--|
| Erase operation | Word erase ⁽¹⁾ | Data EEPROM Option bytes | Write directly the value 0x0000 0000 into the address | 1 tprog |
| | Page Erase ⁽²⁾ | Program memory | ERASE = 1 PROG = 1 | 1 tprog |
| | Double Word Erase ^{(3) (4)} | Data EEPROM | FPRG = 1 DATA = 1 | 1 tprog |
| | Mass Erase | Program memory +Data EEPROM + Option bytes + backup registers (in RTC) | RDP: level1 -> level0 | 2 tprog for erase + 1 tprog for program |
| Write operation | Fast Word Write | Program memory Data EEPROM Option bytes | FTDW = 0 | 1 tprog |
| | Word Write ⁽⁵⁾ | Data EEPROM Option bytes | FTDW = 1 or 0 | 1 or 2 tprog |
| | Half Page Write ^{(3) (6)} | Program memory | FPRG = 1 PROG = 1 | 1 tprog |
| | Double Word Write ⁽³⁾⁽⁴⁾ | Data EEPROM | FPRG = 1 DATA = 1 | 1 tprog |
| | Fast Byte Write ⁽⁷⁾ Fast Half Word Write ⁽⁷⁾⁽⁵⁾ | Data EEPROM | FTDW = 0 | 1tprog |
| | Byte Write ⁽⁷⁾ Half Word Write ⁽⁷⁾⁽⁵⁾ | Data EEPROM | FTDW = 1 or 0 | 1 or 2 tprog |

1. A data EEPROM word is erased in the data EEPROM only if the address to load is the start address of a word (multiple of a word).
2. A Page is erased in the Program memory only if the address to load is the start address of a page (multiple of 256 bytes).
3. The Half Page Write, Double Word Erase and Double Word Write are possible only from SRAM, alternate bank or external memory.
4. A data EEPROM double word is written or erased to the data EEPROM only if the first address to load is the start address of a double word (multiple of double word).
5. When programming Data Word or Data Half-word at non-aligned addresses, the write operation may take more than 1 tprog time.
6. A half page is written to the program memory only if the first address to load is the start address of a half page (multiple of 128 bytes).
7. The Fast Byte Write, Fast Half Word Write, Byte Write and Half Word Write can be used only to write a NON NULL byte/half word.

Table 12. Programming/erase functions (high density devices)

| | Operation | Block | Bit/procedure | Time |
|------------------------|--|---|---|--|
| Erase operation | Word erase ⁽¹⁾ | Data EEPROM Option bytes | Write directly the value 0x0000 0000 into the address | 1 tprog |
| | Page Erase ⁽²⁾ | Program memory | ERASE = 1 PROG = 1 | 1 tprog |
| | ParallPageErase | Program memory | ERASE = 1 PROG = 1 PARALLBANK = 1 | 1 tprog |
| | Double Word Erase ^{(3) (4)} | Data EEPROM | FPRG = 1 DATA = 1 | 1 tprog |
| | Mass Erase | Program memory +Data EEPROM + Option bytes + backup registers (in RTC) | RDP: level1 -> level0 | 2 tprog for erase + 1 tprog for program |
| Write operation | Fast Word Write | Program memory Data EEPROM Option bytes | FTDW = 0 | 1 tprog |
| | Word Write ⁽⁵⁾ | Data EEPROM Option bytes | FTDW = 1 or 0 | 1 or 2 tprog |
| | Half Page Write ^{(3) (6)} | Program memory | FPRG = 1 PROG = 1 | 1 tprog |
| | ParallHalfPageWrite | Program memory | FPRG = 1 PARALLBANK = 1 PROG = 1 | 1 tprog |
| | Double Word Write ⁽³⁾⁽⁴⁾ | Data EEPROM | FPRG = 1 DATA = 1 | 1 tprog |
| | Fast Byte Write ⁽⁷⁾ Fast Half Word Write ⁽⁷⁾⁽⁵⁾ | Data EEPROM | FTDW = 0 | 1 tprog |
| | Byte Write ⁽⁷⁾ Half Word Write ⁽⁷⁾⁽⁵⁾ | Data EEPROM | FTDW = 1 or 0 | 1 or 2 tprog |

1. A data EEPROM word is erased in the data EEPROM only if the address to load is the start address of a word (multiple of a word).
2. A Page is erased in the Program memory only if the address to load is the start address of a page (multiple of 256 bytes).
3. The Half Page Write, Double Word Erase and Double Word Write are possible only from SRAM or external memory.
4. A data EEPROM double word is written or erased to the data EEPROM only if the first address to load is the start address of a double word (multiple of double word).
5. When programming Data Word or Data Half-word at non-aligned addresses, the write operation may take more than 1 tprog time.
6. A half page is written to the program memory only if the first address to load is the start address of a half page (multiple of 128 bytes).
7. In contrast to medium density devices, in high density devices the Fast Byte Write, Fast Half Word Write, Byte Write and Half Word Write can used to write a NULL byte/half word.

7 Memory protection

The Flash memory module can be protected against read accesses.

The memory sectors can also be individually protected against unwanted write accesses caused by loss of program counter contexts.

7.1 Readout protection (RDP) of the program and data EEPROMs

The user area of the Flash memory module (data and program) can be protected against read operations. Three read protection levels are defined:

- Level 0: no read protection
When the read protection level is set to Level 0 by writing 0xAA to the read protection option byte, RDP, all read/write operations (if no write protection is set) from/to the Flash memory module or the backup SRAM are possible in all boot configurations (debug, boot from ram or system memory selected).

7.1.1 Level 1: memory read protection enabled

This is the default read protection level after option byte erase. Read protection Level 1 is activated by writing any value (except for 0xAA and 0xCC used to set Level 0 and level 2, respectively) to the RDP option byte. When read protection Level 1 is set:

- No Flash memory module access (read, erase, program) is performed while the debug features are connected or boot from RAM or system memory is selected. A bus error (Cortex-M3 hardfault or Busfault) is generated in case of a Flash memory read request. All operations are possible when Flash user boot is used.
- Programming the protection option byte to lower protection causes the Flash memory module and the backup registers (in RTC) to be mass-erased. That is, the user code contents are cleared before the read protection is removed.

Note: When Level 1 is active and Level 0 is requested, the following steps are executed:

- Mass Erase is generated (RDP byte is erased (0x0) and Level 1 is still active and no more code could be executed).
- If the OBL Launch is set or a System reset is generated, the new RDP byte is loaded (0xAA) and Level 0 is active.

Note: Mass Erase is performed only when Level 1 is active and Level 0 is requested. When the protection level is increased (0->1, 1->2, 0->2) there is no Mass Erase.

- The Flash memory module is also write-protected if the CPU debug features (JTAG or single-wire) are connected or if boot from RAM or system memory is selected.

7.1.2 Level 2: memory read protection enabled and all debug features disabled


Note: Memory read protection Level 2 is an irreversible operation. The level of protection in this case cannot be decreased to level 0 or level 1.

When read protection Level 2 is activated by writing 0xCC to the RDP option byte, all protections provided by Level 1 are active, system memory and all debug features (CPU JTAG and single-wire) are disabled when booting from SRAM or from system memory and user options can no longer be changed.

Note: The JTAG port is permanently disabled in level 2 (acting as a JTAG fuse). Consequently, boundary scan cannot be performed. STMicroelectronics is not able to perform analysis on defective parts on which the level 2 protection has been set.

Figure 3: RDP levels shows how to go from one RDP level to another.

Figure 3. RDP levels



The Flash memory module is protected when the RDP option byte and its complement contain the following pair of values:

Table 13. Flash memory module protection according to RDP and its complement

| RDP byte value | RDP's complementary value | Read protection status |
|----------------|---------------------------------|------------------------|
| 0xAA | 0x55 | Level 0 |
| 0xCC | 0x33 | Level 2 |
| Any value | Complement of RDP byte | Level 1 |
| Any value | Not the complement value of RDP | Level 1 |

7.2 Write protection (WRP) of the program memory

The write protection granularity is the sector (16 pages). This means that only 32 option bits are needed to protect the whole 128 Kbyte program memory.

Note: When the memory read protection level is selected (RDP level = 1), it is not possible to program or erase the program and data EEPROMs if the CPU debug features are connected (JTAG or Single Wire) or boot from RAM or system memory is selected, even if $nWRP_i = 0$.

The data EEPROM is not protected by WRP bits.

7.3 Write protection error flag

If an erase/program operation to a write-protected memory page is launched, the write protection error flag (WRPERR) is set in the FLASH_SR register. This flag is set whenever the software attempts to write to any protected address.

Consequently, the WRPERR flag is set when the software tries to write to:

- a write protected page
- a System memory page
- the Program memory, Data EEPROM or option byte block if they are **not** unlocked by PEKEY, PRGKEY or OPTKEY
- the Data EEPROM and Program memory when the RDP option byte is set and the device is in debug mode or is booting from SRAM
- one bank while a DoubleWordErase, DoubleWordWrite or a HalfPageWrite is performed on the other bank (for high density devices)

8 Interrupts

Setting the end of programming interrupt enable bit (EOPIE) in the FLASH_PECR register enables an interrupt generation when an erase or program operation successfully ends. In this case, the end of programming (EOP) bit in the FLASH_SR register is set.

Setting the error interrupt enable bit (ERRIE) in the FLASH_PECR register enables an interrupt generation if an error occurs during a program or erase operation, or during option byte loading. In this case, one of the error flags is set in the FLASH_SR register:

- WRPERR (write protection error flag)
- PGAERR (programming alignment error flag)
- OPTVERR (option validity error flag)
- OPTVERRUSR (user option validity error flag)
- SIZERR (size error flag)

Table 14. Interrupts

| Interrupt event | Event flag | Enable control bit |
|--------------------|---|--------------------|
| End of programming | EOP | EOPIE |
| Error | WRPERR PGAERR OPTVERR OPTVERRUSR SIZERR | ERRIE |

9 Register description

9.1 Access control register (FLASH_ACR)

Address offset: 0x00

Reset value: 0x0000 0000

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|--------|----------|-------|--------|---------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | | | | | | | | | | | | | | | | | | | | | | | | | | | RUN_PD | SLEEP_PD | ACC64 | PRFTEN | LATENCY |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | rw | rw | rw | rw | rw |

Bits 31:5 Reserved, must be kept cleared.

Bit 4 **RUN_PD**: Power saving mode during Run

This bit can be written only when it is unlocked by writing to FLASH_PDKEYR.

This bit determines whether the Flash memory module is in Power down mode or Idle mode when the STM32L15xxx is in Run mode.

The Flash memory module can be placed in Power down mode only when the code is executed from SRAM).

0: Flash module in Idle mode

1: Flash module in Power down mode

Bit 3 **SLEEP_PD**: Power saving mode during Sleep

This bit is used to put the Flash memory module in Power down mode or Idle mode when the STM32L15xxx is in Sleep mode.

0: Flash module in Idle mode

1: Flash module in Power down mode

Bit 2 **ACC64**: 64-bit access

This bit is used to read data from the memory 64 bits or 32 bits at a time. 32-bit access is used to decrease the memory consumption. On the contrary, 64-bit access is used to improve the performance. In this case it is useful to enable prefetch.

0: 32-bit access

1: 64-bit access

Note: 32-bit access is a low power mode. It is used only at low frequencies, that is with 0 wait state of latency and prefetch off.

Note: This bit cannot be written at the same time as the LATENCY and PRFTEN bits.

Bit 1 **PRFTEN**: Prefetch enable

0: prefetch disabled

1: prefetch enabled

Note: Prefetch can be enabled only when ACC64 is set.

This bit can be set or cleared only if ACC64 is set.

Bit 0 **LATENCY**: Latency

This bit represents the ratio of the CPU clock period to the memory access time.

0: zero wait state

1: one wait state

Note: Latency can be set only when ACC64 is set.

This bit can be set or cleared only if ACC64 is set.

9.2 Program/erase control register (FLASH_PECR)

This register is used to perform all erase and program operations. It is write-accessible only after the good write sequence has been executed in FLASH_PEKEYR.

Address offset: 0x04

Reset value: 0x0000 0007

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|------------|-------|-------|--------------|----------|----|----|----|----|---|------|-------|------|---|---|---|------|------|---------|---------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Reserved | | | | | | | | | | | | | OBL_LAUNCH | ERRIE | EOPIE | PARALLELBANK | Reserved | | | | | | FPRG | ERASE | FTDW | | | | DATA | PROG | OPTLOCK | PRGLOCK | PELOCK |
| | | | | | | | | | | | | | rw1 | rw | rw | rw | | | | | | | rw | rw | rw | | | | rw | rw | rs | rs | rs |

Bits 31:19 Reserved, must be kept cleared.

Bit 18 **OBL_LAUNCH**: Launch the option byte loading

This bit is set by software to launch the option byte loading. This bit is cleared only when the option byte loading has completed. It cannot be written if OPTLOCK is set.

When this bit is set, a reset is generated.

0: Option byte loading complete

1: Option byte has to be loaded

Bit 17 **ERRIE**: Error interrupt enable

0: interrupt disabled

1: interrupt enabled

Bit 16 **EOPIE**: End of programming interrupt enable

0: interrupt disabled

1: interrupt enabled

Bit 15 **PARALLBANK**: *Parallel bank mode.*

This bit can be set and cleared by software when no program or erase process is on-going.

When this bit is set, 2 half pages can be programmed or 2 pages can be erased in parallel (the first one in the first bank and the second one in the second bank).

0: Parallel bank mode disabled

1: Parallel bank mode enabled

Note: This bit is available in high density devices only.

Bits 14:11 Reserved, must be kept cleared.

Bit 10 **FPRG**: Half Page/Double Word programming mode

This bit can be written by software when no program or erase process is ongoing.

It is used to enable/disable Half Page Programming to the program memory or Double Word Programming to the data EEPROM.

32 loadings are required to program half a page to the program memory.

2 loadings are required to program a double word to the data EEPROM.

This bit is cleared when PELOCK is set.

0: Half Page/Double Word programming disabled

1: Half Page/Double Word programming enabled

- Bit 9 **ERASE**: Page or Double Word erase mode
This bit can be written by software when no program or erase process is on going.
It is used to enable/disable Page Erase on the program memory or Double Word Erase on the data EEPROM and the option byte block.
This bit is cleared when PELOCK is set.
0: Page or Double Word Erase disabled
1: Page or Double Word Erase enabled
- Bit 8 **FTDW**: Fixed time data write for Byte, Half Word and Word programming
This bit is writable by software when no program or erase process is ongoing.
This bit is used for the data EEPROM only.
It is cleared when PELOCK is set.
0: Programming of a Byte, Half Word or word is performed without any previous erase operation. This is possible if the word being written to is 0x0000 0000.
1: Before the programming of a Byte, Half Word and word an erase phase is automatically performed. So the time of programming is fixed and lasts two t_{prog}
- Bits 7:5 Reserved, must be kept cleared
- Bit 4 **DATA**: Data EEPROM selection
This bit is writable by software when no program or erase process is ongoing.
This bit has to be set prior to data EEPROM double word erase/programming.
This bit is cleared when PELOCK is set.
0: Data EEPROM not selected
1: Data EEPROM selected
- Bit 3 **PROG**: Program memory selection
This bit is writable by software when no program or erase process is ongoing.
This bit has to be set to gain write access to the program memory, except in the case of word programming.
This bit is cleared when PELOCK is set.
0: Program memory not selected
1: Program memory selected

- Bit 2 **OPTLOCK**: Option bytes block lock

This bit can only be written to 1. When it is set, it indicates that the option byte block is locked.

It is cleared by hardware after detecting the unlock sequence. In the event of an unsuccessful unlock operation or a third access to OPTKEYR, a bus error (Cortex-M3 hardfault or Busfault) is generated and this bit remains set until the next reset.

This bit is set when PELOCK is set.

0: option unlocked
1: option locked
- Bit 1 **PRGLOCK**: Program memory lock

This bit can only be written to 1. When it is set, it indicates that the program memory cannot be written. It is cleared by hardware after detecting the unlock sequence. In the event of an unsuccessful unlock operation or a third access to PRGKEYR, a bus error (Cortex-M3 hardfault or Busfault) is generated and this bit remains set until the next reset.

This bit is set when PELOCK is set.

0: program memory unlocked
1: program memory locked
- Bit 0 **PELOCK**: FLASH_PECR and data EEPROM lock

This bit can only be written to 1. When it is set, it indicates that the FLASH_PECR register and data EEPROM are locked. It is cleared by hardware after detecting the unlock sequence. In the event of unsuccessful unlock operation or a third access to PEKEYR, a bus error (Cortex-M3 hardfault or Busfault) is generated and this bit remains set until the next reset.

When this bit is cleared, write access to the data EEPROM is allowed.


0: FLASH_PECR is unlocked
1: FLASH_PECR is locked

9.3 Power down key register (FLASH_PDKEYR)

The Power down key register is used to unlock the RUN_PD bit in FLASH_ACR.

Address offset: 0x08

Reset value: 0x0000 0000



- Bits 31:0 **PDKEYR[31:0]**: RUN_PD in FLASH_ACR key

These bits represent the keys used to set the RUN_PD bit in the FLASH_ACR register.

PDKEY1: 0x04152637
PDKEY2: 0xFAFBFCFD




9.4 Program/erase key register (FLASH_PEKEYR)

The Program/erase key register is used to allow access to FLASH_PECR and so, to allow program and erase operations in the data EEPROM.

Address offset: 0x0C

Reset value: 0x0000 0000



Bits 31:0 **PEKEYR[31:0]**: FLASH_PEC and data EEPROM key

These bits represent the keys to unlock the write access to the FLASH_PECR register and data EEPROM.

PEKEY1: 0x89ABCDEF


PEKEY2: 0x02030405

9.5 Program memory key register (FLASH_PRGKEYR)

The Program memory key register is used to allow program and erase operations in the Program memory. It is write accessible only after a correct write sequence has been executed in FLASH_PEKEYR.

Address offset: 0x10

Reset value: 0x0000 0000



Bits 31:0 **PRGKEYR[31:0]**: Program memory key

These bits represent the keys to unlock the program memory.

PRGKEY1: 0x8C9DAEBF

PRGKEY2: 0x13141516

9.6 Option byte key register (FLASH_OPTKEYR)

The Option key register is used to allow program and erase operations in the option byte block. It is write accessible only after the good write sequence has been executed in FLASH_PEKEYR.

Address offset: 0x14

Reset value: 0x0000 0000

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| OPTKEYR[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w | w |

Bits 31:0 **OPTKEYR**: Option byte key

These bits represent the keys to unlock the write access to the option byte block.

OPTKEY1:0xFBEAD9C8

OPTKEY2:0x24252627

9.7 Status register (FLASH_SR)

Address offset: 0x18

Reset value: 0x0000 0004

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------|---------|--------|--------|--------|----------|---|---|---|---|-------|-------|-----|-----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Reserved | | | | | | | | | | | | | | | | | | | OPTVERRUSR | OPTVERR | SIZERR | PGAERR | WRPERR | Reserved | | | | | READY | ENDHV | EOP | BSY |
| | | | | | | | | | | | | | | | | | | | rc_w1 | rc_w1 | rc_w1 | rc_w1 | rc_w1 | | | | | | r | r | r | r |

Bits 31:13 Reserved, must be kept cleared.

Bit 12 **OPTVERRUSR**: Option UserValidity Error.

Set by hardware when the user options read may not be the ones configured by the user. Cleared by writing 1.

If option have not been properly loaded, each time there is a system reset, OPTVERRUSR is set again. Consequently, an interrupt is generated as soon as ERRIE is set.

Note: This bit is available in high density devices only.

Bit 11 **OPTVERR**: Option validity error

Set by hardware when the options read may not be the ones configured by the software. Cleared by writing 1.

If the options have not been properly loaded, each time a system reset occurs, OPTVERR reverts to logical level 1. Consequently, an interrupt is generated whenever ERRIE is set.

Bit 10 **SIZERR**: Size error

Set by hardware when the size of the data to program is prohibited. Cleared by writing it to 1.

- Bit 9 **PGAERR**: Programming alignment error
Set by hardware when the data to program cannot be contained in a given half page or double word.
Cleared by writing it to 1.
- Bit 8 **WRPERR**: Write protected error
Set by hardware when an address to be erased/programmed belongs to a write-protected part of the memory.
Cleared by writing it to 1.
- Bits 7:4 Reserved, must be kept cleared.
- Bit 3 **READY**: Flash memory module ready after low power mode
This bit is set and cleared by hardware.
0: Flash memory module is not ready
1: Flash memory module is ready
- Bit 2 **ENDHV**: End of high voltage
This bit is set and cleared by hardware.
0: High voltage still applied during write/erase operations
1: End of high voltage
- Bit 1 **EOP**: End of operation
This bit is set by hardware if the high voltage stops being applied and programming has not been aborted. It is cleared by software (by writing it to 1).
0: No EOP event occurred
1: An EOP event occurred. An interrupt is generated if EOPIE is set
- Bit 0 **BSY**: Write/erase operations in progress
0: Write/erase operation not in progress
1: Write/erase operation in progress

9.8 Option byte register (FLASH_OBR)

Address offset: 0x1C

Reset value: depends on RDP and USER option byte, on virgin part initial value is 0x00F80000

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|------|------------|-----------|---------|--------------|----|----|----|----------|----|----|----|----|----|---|---|-------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | |
| reserved | | | | | | | | BFB2 | nRST_STDBY | nRST_STOP | IWDG_SW | BOR_LEV[3:0] | | | | reserved | | | | | | | | RDPRT | | | | | | | | | | | | | | | |
| | | | | | | | | r | r | r | r | r | r | r | r | | | | | | | | | r | r | r | r | r | r | r | r | r | r | r | r | r | r | r | r |

Bits 31:24 Reserved, must be kept cleared.

Bit 23 **BFB2: Boot From Bank 2** This bit contains the user option byte loaded by the OBL. This bit is used to boot from Bank2 . Actually this bit indicates whether a boot from system memory or from bank 1 has been selected by option programming. Then, the jump to Bank 1 or Bank 2 is done by software depending on the value of @08000000 and @08030000.
 0: BOOT from system memory
 1: BOOT from Bank 1
 This bit is read only.

Note: This bit is available in high density devices only.

Bits 22:16 **User option byte**

These bits contain the user option byte loaded by the OBL.

Bit 22: **nRST_STDBY**

Bit 21: **nRST_STOP**

Bit 20: **IWDG_SW**

Bits 19:16: **BOR_LEV[3:0]**: Brownout reset threshold level

0xxx: BOR OFF: Reset threshold level for the 1.45 V-1.55 V voltage range (power down only)

In this particular case, V_{DD33} must have been above BOR LEVEL 1 to start the device OBL sequence in order to disable the BOR. The power-down is then monitored by the PDR.

Note: If the BOR is disabled, a "grey zone" exists between 1.65 V and the V_{PDR} threshold (this means that V_{DD33} may be below the minimum operating voltage (1.65 V) without causing a reset until it crosses the V_{PDR} threshold)

1000: BOR LEVEL 1: Reset threshold level for 1.69 V-1.8 V voltage range (power on)

1001: BOR LEVEL 2: Reset threshold level for 1.94 V-2.1 V voltage range (power on)

1010: BOR LEVEL 3: Reset threshold level for 2.3 V-2.49 V voltage range (power on)

1011: BOR LEVEL 4: Reset threshold level for 2.54 V-2.74 V voltage range (power on)

1100: BOR LEVEL 5: Reset threshold level for 2.77 V-3.0 V voltage range (power on)

These bits are read only.

Bits 15:8 Reserved, must be kept cleared.

Bits 7:0 **RDPRT[7:0]**: Read protection

These bits contain the read protection option level loaded by the OBL.

0xAA: Level 0, read protection not active

0xCC: Level 2, read protection active

Others: Level 1, read protection of memories active. Default configuration after option byte erase.

9.9 Write protection register (FLASH_WRPx)

Address offset: 0x20, 0x80, 0x84

Reset value: Depends on content of Option bytes WRPx, on virgin part initial value is 0x0000 0000

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| WRP[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x |

Bits 31:0 **WRP[n]**: Write protection, where n is the number of the concerned memory sector
 These bits contain the write protection option loaded by the OBL.
 0: sector n not write protected
 1: sector n write protected

*Note: FLASH_WRP2 is available in medium+ and high density devices
 FLASH_WRP3 is available in high density devices only.*

9.10 Register map

The following table summarizes the register map and reset values.

Table 15. Register map and reset values

| Offset | Register | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | |
|--------|------------------------------|---------------|----|----|----|----|----|----|----|----|----|------|------------|-----------|---------|---------------|----------|-------|--------------|----------|----|------------|---------|---------|--------|----------|----------|-------|--------|----------|---------|---------|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0x00 | FLASH_ACR | Reserved | | | | | | | | | | | | | | | | | | | | | | | | RUN_PD | SLEEP_PD | Acc64 | PRFTEN | LATENCY0 | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x0000 0000 | | | | | | | | | | | | | | | | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x04 | FLASH_PECR | Reserved | | | | | | | | | | | | | | OBL_launch | ERRIE | EOPIE | PARALLELBANK | Reserved | | | FPRG | ERASE | FTDW | Reserved | | | DATA | PRG | OPTLOCK | PRGLOCK | PELOCK | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x0000 0007 | | | | | | | | | | | | | | | 0 | 0 | 0 | 0 | | | | 0 | 0 | 0 | | | | 0 | 0 | 1 | 1 | 1 | | | | | | | | | | | | | | | | | | | | | |
| 0x08 | FLASH_PDKEYR | PDKEYR[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x0000 0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | |
| 0x0C | FLASH_PEKEYR | PEKEYR[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x0000 0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | |
| 0x10 | FLASH_PRGKEYR | PRGKEYR[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x0000 0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | |
| 0x14 | FLASH_OPTKEYR | OPTKEYR[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x0000 0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | | | | | | | | | | | | | | | |
| 0x18 | FLASH_SR | Reserved | | | | | | | | | | | | | | | | | | | | OPTVERRUSR | OPTVERR | SIZVERR | PGAERR | WRPERR | Reserved | | | READY | ENDHV | EOP | BSY | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x0000 0004 | | | | | | | | | | | | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | | | | 0 | 1 | 0 | 0 | | | | | | | | | | | | | | | | | | | | | |
| 0x1C | FLASH_OBR | Reserved | | | | | | | | | | BFB2 | nRST_STDBY | nRST_STOP | IWDG_SW | BOR_LEV [3:0] | Reserved | | | | | RDPRT[7:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x xxxx xxxx | | | | | | | | | | | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | | | | | | | | | | | | | | | | |
| 0x20 | FLASH_WRPR1 | WRP1[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x xxxx xxxx | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | | | | | | | | | | | | | | | | | | | | |
| 0x80 | FLASH_WRPR2 | WRP2[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x xxxx xxxx | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | | | | | | | | | | | | | | | | | | | | |
| 0x84 | FLASH_WRPR3 | WRP3[31:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Reset value: 0x xxxx xxxx | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | | | | | | | | | | | | | | | | | | | | |

10 Revision history

Table 16. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 02-Jul-2010 | 1 | Initial release. |
| 01-Oct-2010 | 2 | <p>“data memory” renamed “data EEPROM” throughout the document.</p> <p>“FTDW bit (FLASH_PECR[11])” replaced with “FTDW bit (FLASH_PECR[8])” throughout the document.</p> <p>Changed document title.</p> <p>Updated Section 2, Table 1, Section 3.1.2, Section 7.1.</p> <p>Added Figure 2.</p> |
| 22-Nov-2010 | 3 | <p>Modified note in Section 3.1.2 on page 12</p> <p>Modified Table 11 on page 33 (mass erase operation)</p> <p>Modified Section 7.3 on page 37</p> |
| 24-Feb-2011 | 4 | <p>Modified Section 3: Flash module organization on page 9</p> <p>Modified title of Section 4.3 on page 20</p> <p>Modified Section 4.3.1: Program memory Fast Word Write on page 20</p> |
| 05-Mar-2012 | 5 | <p>Updated document for high density and medium+ devices</p> <p>Added Table 7</p> |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com