

THE OFFSET DAC

By Jim Todsen

OVERVIEW

Several of TI's high resolution delta-sigma Analog-to-Digital Converters⁽¹⁾ (ADCs) include an analog offset Digital-to-Analog Converter (DAC) for helping extend the input range. This application note provides additional insight in to how the offset DAC works, discusses its performance, and also shows how to use it as a signal generator for a self test.

HOW IT WORKS

Figure 1 shows the block diagram for the offset DAC and associated circuity. Conceptually, the offset DAC is a programmable voltage source. The input voltage, after being amplified by the Programmable Gain Amplifier (PGA), sums with the offset DAC voltage. The resultant voltage is measured by the delta-sigma ADC.

The offset DAC ODAC register sets the value of the offset DAC voltage. Bit 8 of the ODAC register sets the sign, that is, whether the output voltage is negative or positive. The lower 7 bits set the magnitude as a percentage of the fullscale input range. When the magnitude is set to 0, the offset DAC is disabled. When the magnitude is set to all ones (127), the offset DAC outputs a value of 50% of the full-scale input range. Table I shows the offset DAC output for different ODAC values.

To refer the offset DAC output voltage back to the input, use the full-scale input range. Table II shows the "input-referred"

NOTE: (1) ADS1216, ADS1217, ADS1218, ADS1240, ADS1241, ADS1242, ADS1243, MSC1210.

ODAC REGISTER VALUE	OFFSET DAC OUTPUT ⁽¹⁾ (% OF FS INPUT)	
0 000000 (00 _H)	0%	
0 000001 (01 _H)	+0.4%	
0 111111 (0F _H)	+50.0%	
1 000000 (80 _H)	0%	
1 000001 (81 _H)	-0.4%	
1 111111 (FF _H)	-50.0%	
NOTE: (1) For the ADS1240 ADS1241 ADS1242 and ADS1242 the		

NOTE: (1) For the ADS1240. ADS1241. ADS1242 and ADS1243. the output voltage of the offset DAC has a different magnitude when the RANGE bit within the ACR register = 1 and PGA = 128. See Tables III and IV for the values in this case

TABLE I. Offset DAC Output.

offset DAC voltages for full-scale input ranges of 2.5V, 0.625V and 156mV. It doesn't matter how the full-scale input range is set. For example, the offset DAC will produce the same input-referred voltages for an ADS1216 with (V_{RFF} = 2.5V, PGA = 1) or (V_{REF} = 1.25, PGA = 2).

ODAC	OFFSET DAC VOLTAGE, INPUT-REFERRED			
REGISTER VALUE	FS INPUT = 2.5V	FS INPUT = 0.625V	FS INPUT = 156mV	
0 000000 (00 _H)	0 V	0 V	0	
0 000001 (01 _H)	0.0098	0.002461	0.615	
0 111111 (0F _H)	1.2500	0.312500	78.125	
1 000000 (80 _H)	0	0 V	0	
1 000001 (81 _H)	-0.0098	-0.002461	-0.615	
1 111111 (FF _H)	-1.2500	-0.312500	-78.125	

TABLE II. Offset DAC Output, Input-Referred.



FIGURE 1. Offset DAC Block Diagram.

www.BDTIC.com/TI

ODAC REGISTER VALUE	OFFSET DAC OUTPUT (% OF FS INPUT)
0 000000 (00 _H)	0%
0 000001 (01 _H)	+0.8%
0 111111 (0F _H)	+100.0%
1 000000 (80 _H)	0%
1 000001 (81 _H)	-0.8%
1 111111 (FF _H)	-100.0%

TABLE III. Offset DAC Output, ADS1240, ADS1243 with Range Bit = 1 and PGA = 128.

ODAC	OFFSET DAC VOLTAGE, INPUT-REFERRE	
REGISTER VALUE	FS INPUT = 19.5mV	FS INPUT = 9.77mV
0 000000 (00 _H)	0	0
0 000001 (01 _H)	0.154	0.077
0 111111 (0F _H)	19.531	9.765
1 000000 (80 _H)	0	0
1 000001 (81 _H)	-0.154	-0.077
1 111111 (FF _H)	-19.531	-9.765

TABLE IV. Offset DAC Output, Input-Referred for ADS1240, ADS1243 with Range Bit = 1 and PGA = 128.

USE AND PERFORMANCE

The offset DAC can correct positive or negative input offsets up to 50% of the full-scale input range. To see its benefit, consider the following application. Using an ADS1216 with a reference voltage of 2.5V, measure a 0 to 50mV signal. With a 2.5V reference, the ADS1216 has a full-scale input range of \pm 78mV for PGA = 32, or \pm 39mV for PGA = 64. Without the offset DAC, the PGA must be set to 32 or lower to avoid overloading the ADC. Now by using the offset DAC set to -20mV, the input shifts from 0 to 50mV down to -20mV to 30mV. A PGA of 64 can now be used, allowing a higher resolution measurement.

System or self calibration commands do not affect the offset DAC. When doing self calibrations (SELFCAL, SELFOCAL, or SELFGCAL), please make sure to turn off the offset DAC by setting ODAC = $00_{\rm H}$. Otherwise, the calibration will be affected by the offset DAC output voltage.

Figure 2 shows the rms noise in ppm of full-scale versus offset DAC setting. Notice that the noise actually gets slightly better when using the offset DAC! The noise is lowest when the offset DAC's output is maximum. The ADC's integral nonlinearity error, when is unaffected by the offset DAC and the gain error drift of the offset DAC output voltage, is typically 1ppm/°C.



FIGURE 2. ADC Output Noise vs Offset DAC Setting.

SELF TEST

The offset DAC is basically a second input source to the ADC. As such, it can also serve as a signal generator for a self test function. Just program the mux so as to disconnect the normal inputs and sweep the ADC's input using the offset DAC. The host controlling the ADC then would collect this data and perform the necessary checks to insure proper functionality.

Figure 3 shows ADC data collected with the normal inputs disconnected and the offset DAC stepped from its most negative to its most positive setting. The inputs were disconnected by setting the MUX register to $88_{\rm H}$: this connects both mux outputs to $A_{\rm INCOM}$. Then, the ODAC register was decremented from FF_H to $00_{\rm H}$, collecting data at each step. At $00_{\rm H}$, ODAC was incremented up to 7F_H, again collecting data after each step.



FIGURE 3. ADC Output vs Offset DAC Setting.



To measure the quality of the offset DAC as an input source, the data in Figure 3 was fit with a line going through the end points. The differential nonlinearity (DNL) and integral nonlinearity (INL) of intermediate points were then measured in units of offset DAC LSBs against this line. Figure 4 shows the DNL error versus offset DAC setting. Figure 5 shows the INL error versus offset DAC setting.



FIGURE 4. DNL vs Offset DAC Setting.



FIGURE 5. INL vs Offset DAC Setting.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

www.BDTIC.com/TI