XILINX AUTOMOTIVE — FLEXIBLE SOLUTIONS BEYOND SILICON





AUTOMOTIVE SECTION IDENTIFIER



ENABLING NEXT-GENERATION AUTOMOTIVE ELECTRONICS

Consumers expect driving experiences to align with their technology-oriented digital lifestyles. Each manufacturer is competing to provide the best "connected car" that also maximizes safety on the road. However, economic realities require meeting these goals with fewer resources, smaller budgets, and tighter schedules. Xilinx programmable logic devices yield proven results that go beyond silicongetting designs to market faster and at lower cost.

DISCOVER XILINX AUTOMOTIVE PLATFORMS AND SOLUTIONS

Automotive Targeted Design Platforms
mage Processing and Recognition
High-resolution Video and Graphics6
Vehicle Networking and Connectivity
Automotive Product Line
Design Tools12
Appendix: Automotive Devices13

The Xilinx Automotive Advantage

Advocating Quality and Innovation


- -Certified to ISO-9001, ISO-14001
 - Support for vehicle networking standards including MOST®, CAN, APIX, and Ethernet AVB
- Member of the Automotive Electronics Council (AEC) Technical Specification Committee
- Member of JASPAR, GENIVI Alliance, and MOST Cooperation
- Founding member of AVnu Alliance

Xilinx is the worldwide leading supplier of programmable logic devices to the automotive market with a proven track record of delivering platforms that go beyond silicon. The Xilinx Automotive (XA) product family is the programmable engine for many of today's automotive electronic systems and a compelling choice for next-generation:

- Infotainment
- Driver assistance
- Driver information systems

With the freedom to upgrade products in the field, even after manufacturing, system developers can respond quickly to changing standards and application requirements.

Xilinx, with Alliance Program member companies and leading-edge automotive suppliers, provides key IP building blocks, operating system and software support, expert custom development, and system integration services.



AUTOMOTIVE AUTOMOTIVE PLATFORMS



TAILORED AUTOMOTIVE PLATFORMS

Xilinx enables automotive engineers to meet the demands for greater product differentiation, innovation, and flexibility with next-generation Targeted Design Platforms tailored for specific industry applications. With the Xilinx programmable advantage, the dynamic application requirements of multiple vehicle platforms can be addressed in a scalable, timely, and costeffective manner.

Xilinx is at the forefront of the 'Programmable Imperative' with an integrated platform approach that combines the latest silicon innovations with complete advanced system development environments specifically tailored for automotive applications.


Xilinx programmable platforms enable automotive electronics developers to spend less time on the infrastructure of applications and more time creating value with designs that enhance the user experience of next-generation infotainment, driver assistance and driver information systems.

Addressing the Automotive Programmable Imperative

- Industry-leading silicon quality and value in price, power, performance
- Fully integrated hardware and software development platforms
- Smart design methodologies for fast time
- Programmability for flexible vehicle networking and connectivity
- Real-time performance for image processing and recognition
- High resolution video and graphics solutions for in-vehicle displays

Xilinx Automotive Platforms:

TARGETED DESIGN PLATFORM FOR AUTOMOTIVE



Focus on Product Differentiation

Targeted Design Platforms from Xilinx ensure optimal performance, the highest quality results, and a superior design experience. Developers can focus on innovation and differentiation throughout product development with an integrated set of hardware and software elements, including silicon devices, IP, application software, design tools, and development kits with pre-validated reference designs.



AUTOMOTIVE IMAGE PROCESSING AND RECOGNITION



IMAGE PROCESSING & RECOGNITION

Xilinx Automotive FPGAs offer low-cost digital signal processing with the higher bandwidth and lower power required for high-volume driver assistance (DA) systems, delivering the real-time processing performance that is ideal for vision-based applications requiring a throughput minimum of 30 frames per second.

XA Spartan® series FPGAs deliver more raw DSP throughput than any other low-cost FPGA with parallel processing, significantly outperforming traditional serial DSP families. Domainoptimized devices offer high I/O-tologic ratio and high-bandwidth DSP with lower power consumption, abundant on-chip system resources, and broad connectivity support. Additionally, in a market that is driven by differentiation, the reprogrammability of FPGAs offer customization advantages over fixed function hardware accelerator blocks found in serial DSPs. With more functionality and bandwidth per dollar than was previously possible, XA Spartan FPGAs set new standards in the programmable logic industry and offer a cost-effective, reconfigurable alternative to ASICs. ASSPs. and microcontrollers.

The Challenges

- Real-time processing of high resolution images is beyond serial DSP capabilities
- Emerging market with changing standards, dynamic application requirements, and rapid algorithm evolution late in the development cycle

The Xilinx Advantage


- FPGA parallel processing provides high data throughput needed for real-time sensor data crunching
- Programmable devices and IP blocks enable late stage design changes without significant time-to-market impact
- Reconfigurable hardware offers the flexibility to implement "in-system" feature changes and product upgrades
- Range of FPGA densities and packages means that standard platforms can be easily scaled and features bundled based on application requirements

- Night Vision
- Lane Departure Warning
- Park/Back-up Aid
- Surround Vision
- Blind-spot Detection
- Collision Warning
- Pedestrian Detection
- Stereo Visio
- Sign Recognitio

XILINX AUTOMOTIVE TARGETED DESIGN PLATFORM

Four-Camera System for Surround View

The Xilinx Automotive Targeted Design Platform for four-camera surround view provides the multi-camera support and image processing needed to stitch four images into a seamless single image with 3D multi angle view. Extensive image processing IP, image compensation for fish eye lens and camera offsets are used to provide a single matched image for parking assistance.




BASE PLATFORM


Spartan-6 FPGA SP605 Evaluation Kit

The Spartan-6 FPGA SP605 Evaluation Kit delivers the base features of a Xilinx Targeted Design Platform in one flexible environment for system design. The kit integrates hardware, software, IP, and pre-validated reference design — and examples on how to leverage features such as high-speed serial transceivers, PCI Express,® DVI, and/or DDR3 — so designers can begin development right out of the box.

The Spartan-6 FPGA SP605 Evaluation Kit is used as the base platform for the Surround View Targeted Design Platform with an additional camera interface board connected via the FMC (FPGA Mezzanine Card) connector and four cameras.







HIGH RESOLUTION VIDEO & GRAPHICS

Xilinx Automotive FPGAs provide the flexibility and scalability to support a wide range of high resolution video and graphics systems with the LCD/TFT interfacing capabilities required for automotive infotainment, driver information, and driver assistance applications.

Tomorrows instrument clusters require electromechanical gauges and digital displays in varying numbers and combinations. The broad range of display technologies, resolutions, and interfaces also poses challenges for designers of next-generation driver information and infotainment systems.

With XA devices, designers can change the number and types of displays or mechanical gauges without changing the base silicon or overall system architecture. This includes the ability to control optional heads-up displays. This physical connection to displays is also greatly simplified with built-in support for various I/O standards, including Reduced Swing Differential Signaling (RSDS) and Low Voltage Differential Signaling (LVDS).

The Challenges

- Increased visual content for driver information and infotainment applications
- Support for LCD/TFT-based message centers, gauges, heads-up displays, and entire instrument clusters

The Xilinx Advantage


- Reconfigurable for a wide range of display types, resolutions and interfaces
- Scalable for common architecture and hardware across mid-to-high-end hybrid/ reconfigurable clusters with any number and combination of LCD/TFT displays
- Lower non-recurring engineering (NRE) fees than semi-custom ASSP/ ASIC solutions

- Head-Unit
- Rear-Seat Entertainment
- TV Tune
- Audio/Multimedia Systems
- Game Consoles
- Hvbrid Instrument Cluste
- Fully Reconfigurable
 Instrument Cluster
- Head-up Display

XILINX AUTOMOTIVE TARGETED DESIGN PLATFORM

Hybrid Instrument Cluster

The Xilinx Automotive Targeted Design Platform for hybrid, reconfigurable and head up display (HUD) instrument cluster display applications integrates stepper motor control of analog gauges, graphics control of digital displays, and support for multiple LCD/TFT and HUD displays and camera-based image processing.



BASE PLATFORM

logiCRAFT6 Development Board

The Spartan-6 FPGA-based logiCRAFT6 Compact Multimedia Display Development Board provides many of the features required in emerging infotainment and driver information applications. This includes support for a variety of audio/video inputs/outputs, flexible TFT/LCD display interfacing, a high-performance memory configuration for video/graphics applications, and high-speed serial interfaces for remote digital camera or display interfacing. The small package size, automotive-grade power supplies, and vehicle networking support make this an ideal on-bench or in-vehicle prototype platform.

 Available from Xilinx Alliance Partner Xylon



• The logiCRAFT 6 Development Board is part of the base platform of a complete Hybrid Instrument Cluster Targeted Design Platform. The associated fully functional reference design includes stepper motor gauge control, dual TFT displays (including a HUD), and Rear Camera input/display. Image distortion correction is also implemented for both HUD and Rear Camera.



www.BDTIC.com/X

AUTOMOTIVE VEHICLE NETWORKING AND CONNECTIVITY



VEHICLE NETWORKING & CONNECTIVITY

The programmable architecture and built-in connectivity of Xilinx FPGAs is ideally suited for automotive infotainment and in-vehicle networking applications, from development through production. The same hardware can be used for multiple car models with different feature offerings and connectivity added or updated as networking standards change over time. The integration of vehicle network connections along with audio/video processing acceleration or graphics subsystems on a single Xilinx device creates an efficient, cost-effective system that works independently or with other application-specific devices.

Today's vehicles would require hundreds of dedicated point-to-point connections for switches, sensors. motors, and controls to handle the myriad of communications possibilities. Xilinx supports multiple in-vehicle networking standards that eliminate the need for bulky, expensive, and complex wiring. XA devices with integrated PCI Express® compliant blocks are especially well-suited for automotive infotainment applications for chip-to-chip communication, either as a complete FPGA-based system on-chip, or as a dedicated companion chip to an ASSP, microcontroller or DSP-based device.

Robust Support for Vehicle Networking Standards

- Media Oriented Systems Transport (MOST*)
- Controller Area Network (CAN)
- Automotive Pixel Link (APIX)
- Ethernet Audio Video Bridging (EAVB)

The Challenges

- Infotainment is part of a fast changing, consumer-driven segment within the automotive market
- Changing networking standards can delay rollout or add costs across multiple platforms
- Limited support for automotive-specific interfacing standards with popular general-purpose microcontrollers and DSP-based processors

The Xilinx Advantage


- Ultimate flexibility with programmable interfacing options for different standards
- Scalable device density ensures optimal solution for target application
- Automotive-specific functions with extensive IP support
- Compatibility with standard chip solutions through collaboration with industry consortia and processing platform suppliers

Vehicle Networking andConnectivity Applications:

- · MOST
- · CAN
- · APIX
- · PCI Express
- · Ethernet AVB
- LVDS
- · RSDS
- · USE
- SD Card
- · I/O Expansion
- · I/O Hub


INFOTAINMENT COMPANION CHIP TARGETED DESIGN PLATFORM

The Xilinx Automotive Infotainment Companion Chip Targeted Design Platform provides flexible interfacing and is optimized to compliment existing or preferred host processors. Available IP and software enables rapid extension of system interfaces, peripherals, or processing with minimal development effort. Various popular host processor interfaces are supported and can be changed quickly based on host availability and overall bandwidth required.



BASE PLATFORM

Companion Chip Rapid Prototyping System



The logiCRAFT-CC development board is part of the base platform of the Infotainment Companion Chip Targeted Design Platform. It provides complete host interface flexibility and several popular peripheral interfaces. In addition, eight expansion slots provide for enhanced application specific flexibility and can be used in various combinations. Expansion board layout templates are provided for users wishing to develop their own application specific boards, which enables full prototyping of specific end products.

logiCRAFT-CC is available from Xilinx Premier Alliance Member Xylon



AUTOMOTIVE XA PRODUCT LINE



DEDICATED AUTOMOTIVE PRODUCT LINE

Xilinx Automotive FPGA and CPLD product lines offer automotive-qualified devices in a variety of densities, packages, and extended temperature grades. All devices are pin-compatible with commercial parts for full migration support and tested using a robust qualification process that exceeds AEC-Q100 requirements. Xilinx delivers continuous improvements to ensure world-class quality and reliability.

- Delivering platforms that go beyond silicon to address the needs of multiple applications including:
 - Infotainmer
 - Driver Assistance
 - Driver Informatio



XA Spartan-6 FPGA Family

Designed for cost-sensitive applications requiring high-speed connectivity, XA Spartan-6 FPGAs offer an optimal balance of cost, power, and performance with:

- Intelligent mix of logic and hard IP for greater system integration
- Embedded 3.125Gbps low-power serial transceivers, 250MHz DSP slices, hardened memory controllers, and PCI Express interface cores
- XA Spartan-6 LX FPGAs for cost-optimized logic and memory
- XA Spartan-6 LXT FPGAs for high-speed serial connectivity

XA Spartan-3 FPGA Extended Family

- Multiple domain-optimized device families with unique dual power management modes and Device DNA security
- XA Spartan-3A DSP FPGAs for cost-sensitive DSP algorithmic and co-processing applications requiring significant DSP performance with embedded MAC blocks
- XA Spartan-3A FPGAs for lowest cost I/O with up to 1.4M system gates and up to 375 I/Os with support for industry-standard and emerging I/O standards
- XA Spartan-3E FPGAs for lowest cost logic with system gates ranging from 100K to 1.6M gates, and I/Os ranging from 66 to 376 I/Os

XA CoolRunner™-II CPLDs

- High performance and ultra-low power consumption in 0.18-micron non-volatile technology
- Ultra low power of 28.8 μW and 16 μA typical standby
- Multiple device options with densities from 32 to 384 macrocells, multi-voltage I/O operation from 1.5V to 3.3V, and smallest form factor packaging
- \bullet Up to 303 MHz performance with less than 100 μA standby current
- 500mV input hysteresis, advanced security, clock management, input gating, and voltage banking capabilities

XA9500XL CPLDs

- Cost-optimized silicon with free design tools and unparalleled support
- Lowest cost per macrocell
- High-performance, nonvolatile programmable logic with 5v, 3.3v and 2.5v
 I/O interfacing
- Maximum design flexibility with multiple densities, package options and I/O capacities
- Fast in-system programming, second-generation pin locking, and enhanced data security

APPENDIX: AUTOMOTIVE DEVICES



INTEGRATED SOFTWARE DESIGN ENVIRONMENT

Get designs done faster and high quality products to market with the proven development and verification tools in the ISE Design Suite. Our award-winning ISE software brings sophisticated FPGA technologies to the automotive design community with domain-specific tool configurations optimized for logic, DSP, embedded processing, and system-level design.



The award-winning ISE Design Suite provides a fully integrated front-toback design environment tailored for the way engineers work, whether they are developing real-time image processing systems using DSP tools or building sophisticated networking control functions using embedded processors. With seamless interoperability between domainoptimized design configurations and tightly integrated flows, automotive developers can rapidly create and integrate embedded, DSP, IP and custom blocks into a single programmable system-on-chip.

Complex Design Made Logical

- Logic Edition for logic and connectivity designers with the complete FPGA tool flow, base-level IP, and bitstream generation & device programming utilities
- Embedded Edition for embedded systems designers (hardware and software programmers) incorporating one or more processors into their FPGA designs with embedded tools and IP, as well as base-level FPGA tools and IP
- DSP Edition for algorithm, system, and hardware developers with DSP tools and IP, along with base-level FPGA tools and IP
- System Edition for system designers with all the tools, technologies, and IP in the Logic, DSP, and Embedded Editions



	Optimized for Lowest-Cost Logic, DSP, and Memory (1.2V)	west-Cost Log	ic, DSP, and Me	mory				Optimized for Lowest-Cost Logic, DSP, and Memory with High-Speed Serial Connectivity (1.2V	est-Cost Logic, D -Speed Serial Co	SP, and nnectivity (1.2V)
Part Number	XA6SLX4 ^(10,11)	XA6SLX9	XA6SLX16	XA6SLX25 ⁽¹⁰⁾	XA6SLX45	XA6SLX75	XA6SLX100	XA6SLX25T ⁽¹⁰⁾	XA6SLX45T	XA6SLX75T
Slices ⁽¹⁾	600	1,430	2,278	3,758	6,822	11,662	15,822	3,758	6,822	11,662
Logic Cells ⁽²⁾	3,840	9,152	14,579	24,051	43,661	74,637	101,261	24,051	43,661	74,637
CLB Flip-Flops	4,800	11,440	18,224	30,064	54,576	93,296	126,576	30,064	54,576	93,296
istributed RAM (Kb)	75	90	136	229	401	692	976	229	401	692
(RAM (18 Kb each)	12	32	32	52	116	172	268	52	116	172
otal Block RAM (Kb) ⁽³⁾	216	576	576	936	2,088	3,096	4,824	936	2,088	3,096
gement Tiles (CMT)(4)	2	2	2	2	4	o	o	2	4	6
Single-Ended Pins	132	200	232	266	316	280	326	250	296	268
ım Differential Pairs	66	100	116	133	158	140	163	125	148	134
DSP48A1 Slices ⁽⁵⁾	8	16	32	38	58	132	180	38	58	132
ock for PCI Express®	I	Ι	I	I	I	I		-	-	_
ry Controller Blocks	0	2	2	2	2	2	2	2	2	2
Power Transceivers	I	I	I	I	Ι	I		2	4	4
Speed Grade	-2, -3	-2, -3	-2, -3	-2, -3	-2, -3	-2, -3	-2	-2, -3	-2, -3	-2, -3
Temperature Grade (6)	Τ, Ω	۵,۱	I, Q	١, ۵	I, Q	۵,	1, 0	I, Q	۵,۱	., Q
XA Released	Q3 2011	Q3 2011	Q3 2011	Q3 2011	Yes	Yes	Q3 2011	Q3 2011	Q3 2011	Yes
ration Memory (Mb)	2.7	2.7	3.7	6.4	11.9	19.6	26.5	6.4	11.9	19.6
Area										
SG): Pb-free wire-bo	SG): Pb-free wire-bond, chip-scale, BGA (0.8 mm ball spacing)	8 mm ball spacing)	ı	ı						
13 x 13 mm	132	160	160							
15 x 15 mm		200	232	226	218			190 (2)	190 (4)	
^o b-free wire-bond, fine	Pb-free wire-bond, fine-pitch, thin BGA (1.0 mm ball spacing)	ım ball spacing)	ı	ı		l				
17 x 17 mm		186	186	186						
Pb-free wire-bond, fin	Pb-free wire-bond, fine-pitch, BGA (1.0 mm ball spacing)	all spacing)								

XA Product Line

										Configuration			Miscellaneous			Embedded Hard IP Resources		i/O Resources	5		Clock Resources		Memory Resources			G	Logic Resources			
FGG676	FGG484	FGG400	GA Packages (FG): Wire-bo	CSG484	Chip Scale Packages (CS): W	FT256	On Fackages (FT), Wile-Du	EGA Packages (ET): Wire-hor	Package										Ma	7	Digital Clock Manage			Ma						
27 x 27 mm	23 x 23 mm	21 x 21 mm	FGA Packages (FG): Wire-bond, fine-pitch, BGA (1.0 mm ball spacing)	19 x 19 mm	Chip Scale Packages (CS): Wire-bond, chip-scale, BGA (0.8 mm ball spacing)	17 x 17 mm	ila, illie-pitali, allii box (1.01	EGA Packages (ET): Wire-hond fine-nitch thin BGA (1.0 mm hall spacing)	Area	Configuration Memory (Mb)	XA Released	RoHS (Pb-free)	Speed Grade	Temperature Grades (4)	Device DNA Security	Dedicated Multipliers	DSP48A Slices	I/O Standards Supported	Maximum Differential I/O Pairs	Maximum Single-Ended I/Os	Digital Clock Managers (DCMs) - S3/DLLs - SIIE	Total Block RAM (Kb)	Block RAM Blocks	Maximum Distributed RAM (Kb)	CLB Flip-Flops	Logic Cells	Slices ⁽²⁾	System Gates ⁽¹⁾	Part Number	
			all spacing)		8 mm ball spacing)	195	iii bali spaciiig)	m hall snacing)		1.2	Yes	Yes	4	1, Ω	Yes	16	I	LVTTL, LVCMOS33, LVCMOS25, SSTL3 Class II, SSTL2 Class I, S: and PPDS33	90	195	4	288	16	28	3,584	4,032	1,792	200K	XA3S200A	Spartan®-3A FPGAs
		311			ı	195				1.9	Yes	Yes	4	I, Q	Yes	20	I	, LVCMOS18, LVCMOS15, LVCMOS STL2 Class II, SSTL18 Class I, SSTL	142	311	4	360	20	56	7,168	8,064	3,584	400K	XA3S400A	
	372	311							Maximu	2.7	Yes	Yes	4	1, 0	Yes	20	I	LVTTL, LVCMOS33, LVCMOS25, LVCMOS15, LVCMOS13, LVCMOS15, LVCMOS15, LVCMOS15, LVCMOS15, LVCMOS15, LVCMOS13, LVCMOS13, LVCMOS15,	165	372	œ	360	20	92	11,776	12,248	5,888	700K	XA3S700A	
	375				ı				Maximum User I/Os	4.8	Yes	Yes	4	ω	Yes	32	I	II, HSTL18 Class I, HSTL18 Class II, DS33, LVPECL25, LVPECL33, Mini	165	375	∞	576	32	176	22,528	25,344	11,264	1,400K	XA3S1400A	
519				309						8.2	Yes	Yes	4	I, Q	Yes	84(3)	84	, HSTL18 Class III, PCI 3.3V 32/64-t -LVDS25, Mini-LVDS33, RSDS25, R	227	519	00	1,512	84	260	33,280	37,440	16,640	1,800K	XA3SD1800A	Spartan-3A DSP FPGAs
469				309						11.7	Yes	Yes	4	-, ω	Yes	126 ⁽³⁾	126	xit 33 MHz, PCI-X 3.3V, SSTL3 C SDS33, TMDS25, TMDS33, PPL	213	469	œ	2,268	126	373	47,744	53,712	23,872	3,400K	XA3SD3400A	As

www.BDTIC.com/XILINX

		Spartan®-3 FPGAs	PGAs				Spartan-3E FPGAs	Ξ.	FPGAs	: FPGAs	FPGAs
	Part Number	XA3S50	XA3S200	XA3S400	XA3S1000	XA3S1500		XA3S100E	XA3S100E XA3S250E		XA3S250E
	System Gates ⁽¹⁾		200K	400K	1,000K	1,500K		100K		250K	250K 500K
-ii. D.	Slices ⁽²⁾		1,920	3,584	7,680	13,312		960		2,448	2,448 4,656
Logic Nesources	Logic Cells		4,320	8,064	17,280	29,952		2,160		5,508	5,508 10,476
	CLB Flip-Flops	1,536	3,840	7,168	15,360	26,624		1,920		4,896	4,896 9,312
	Maximum Distributed RAM (Kb)	12	30	56	120	208		15		38	38 73
Memory Resources	Block RAM Blocks	4	12	16	24	32		4		12	12 20
	Total Block RAM (Kb)	72	216	288	432	576	_	72		216	216 360
Clock Resources	Digital Clock Managers (DCMs) - S3/DLLs - SIIE	2	4	4	4	4		2	2		4
	Maximum Single-Ended I/Os	124	173	264	333	487		108	108 172		172
	Maximum Differential I/O Pairs	56	76	116	149	221		40	40 68		68
I/O Resources		LVTTL, LVCMOS33, LVC HSTL15 Class III, HSTL18 Class I, SSTL2 Class II, S LVPECL25, and RSDS25	LVCMOS25, LVCMC STL18 Class I, HSTL1 s II, SSTL18 Class I, E DS25	LVTIL, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS15, LVCMOS12, GTL, GTL+, HSTL15 Class I, HSTL15 Class II, HSTL18 Class I, HSTL18 Class II, STL2 Class I, SSTL2 Class I, SSTL18 Class I, Bus LVDS, LDT (ULVDS), LVDS_ext, LVDS25, LVDS33, LVPECL25, and RSDS25	:MOS12, GTL, GTL+, I ss III, PCI 3.3V 32/64- 5), LVDS_ext, LVDS28	HSTL15 Class I, bit 33 MHz, SSTL 5, LVDS33,	N				LVTTL, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS15, LVCMOS12, PCI 3.3V 32/64-bit 33 MHz, PCI-X 3.3V, SSTL2 Class I, SSTL18 Class I, E Min-LVDS25, and RSDS25
,	DSP48A Slices	ı	I	I	I	I		I	1		ı
Resources	Dedicated Multipliers	4	12	16	24	32		4		12	12 20
	Device DNA Security	ı	I	I	I	I		I		ı	1
	Temperature Grades (4)		-, o	I, Q	٦, Q	_		Ι, Q		-I- Q0	1,0
Miscellaneous	Speed Grade		4	4	4	4		4		4	-4 -4
Wild Country of the C	RoHS (Pb-free)	Yes	Yes	Yes	Yes	Yes		Yes		Yes	Yes Yes
	XA Released	Yes	Yes	Yes	Yes	Yes		Yes		Yes	Yes Yes
Configuration	Configuration Memory (Mb)	0.4	_	1.7	3.2	5.2		0.6		1.4	1.4 2.3
	Package Area					Maximu	5	Maximum User I/Os	im User I/Os	ım User I/Os	ım User I/Os
VQ	VQFP Packages (VQ): Very thin, QFP (0.5 mm lead spacing)										
	VQ100 16 x 16 mm	63	63					66	66 66		
Chi	Chip Scale Packages (CP): Wire-bond, chip-scale, BGA (0.5 mm ball spacing)	mm ball spacing)									
	CP132 8 x 8 mm							83	83 92		92
TQI	TQFP Packages (TQ): Thin QFP (0.5 mm lead spacing)										
	TQ144 ⁽⁵⁾ 22 x 22 mm		97					108	108 108		
PQ	PQFP Packages (PQ): Wire-bond, plastic, QFP (0.5 mm lead spacing)	spacing)									
	PQ208 30.6 x 30.6 mm	124	141	141					158	158 158	
FG.	FGA Packages (FT): Wire-bond, fine-pitch, thin BGA (1.0 mm ball spacing)	n ball spacing)	ı	l	ı	ı					
	FT256 17 x 17 mm		173	173	173				172	172 190	
FG.	FGA Packages (FG): Wire-bond, fine-pitch, BGA (1.0 mm ball spacing)	Il spacing)									
	FG400 19 x 19 mm										304
	FG456 21 x 21 mm			264	333	333					
	FGG494 23 x 23 mm						_				



XA Product Line

APPENDIX: AUTOMOTIVE DEVICES

XILINX.

		XA9500XL Family			CoolRunner™-II Family	Family			
						,			
	Part Number	XA9536XL	XA9572XL	XA95144XL	XA2C32A	XA2C64A	XA2C128	XA2C256	XA2C384
	System Gates	800	1,600	3,200	750	1,500	3,000	6,000	9,000
	Macrocells	36	72	144	32	64	128	256	384
Logic Resources	Product Terms Per Macrocell	90	90	90	56	56	56	56	56
	Global Clocks	ω	ω	ω	ω	ω	ω	ω	ω
Clock Resources	Product Term Clocks Per Function Block	18	18	18	16	16	16	16	16
	Maximum I/O	34	72	117	33	64	100	118	118
	Input Voltage Compatible (V)	2.5/3.3/5	2.5/3.3/5	2.5/3.3/5	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3
I/O Resources	Output Voltage Compatible (V)	2.5/3.3	2.5/3.3	2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3
	Minimum Pin-to-Pin Logic Delay	15.5	15.5	15.5	5.5	6.7	7	7	9.2
	Automotive I Speed Grades	-15	-15	-15	ტ	-7	-7	-7	-10
Speed Grades	Automotive Q Speed Grades	-15	-15	-15	-7	ф	ф	ф	-
	Temperature Grades (1)	Ι, Ω	,, Ω	-, ω	٦, Q	 Q	T, Q	-, Ω	,, Q
	RoHS (Pb-free)	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Miscellaneous	XA Released	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Package Area ⁽²⁾				Maximum User I/Os	r I/Os			
V(/QFP Packages (VQ): Very thin QFP (VQG44: 0.8 mm lead spacing; VQG64 and VQG100: 0.5 mm lead spacing)	m lead spacing; VQG64 and V	/QG100: 0.5 mm lead spacing						
	VQG44 12 x 12 mm	34	34		33	33			
	VQG64 12 x 12 mm		52						
	VQG100 16 x 16 mm					64	80	80	
TC	TQFP Packages (TQ): Thin QFP (0.5 mm lead spacing)	ng)							
	TQG100 16 x 16 mm		72						
	TQG144 22 x 22 mm							118	118
C	Chip Scale Packages (CP): Wire-bond, chip-scale, BGA (0.5 mm ball spacing)	3A (0.5 mm ball spacing)							
	CPG132 8 x 8 mm						100		
C.	Chip Scale Packages (CS): Wire-bond, chip-scale, BGA (0.8 mm ball spacing)	3A (0.8 mm ball spacing)							
				117					

Corporate Headquarters

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA Tel: 408-559-7778 www.xilinx.com

Europe

Xilinx Europe
One Logic Drive
Citywest Business Campus
Saggart, County Dublin
Ireland
Tel: +353-1-464-0311
www.xilinx.com

Japan

Xilinx K.K.
Art Village Osaki Central Tower 4F
1-2-2 Osaki, Shinagawa-ku
Tokyo 141-0032 Japan
Tel: +81-3-6744-7777
japan.xilinx.com

Asia Pacific

Xilinx Asia Pacific Pte. Ltd. 5 Changi Business Park Singapore 486040 Tel: +65-6407-3000 www.xilinx.com

TAKE THE **NEXT STEP**VISIT US ONLINE AT **WWW.XILINX.COM**

For more information about Xilinx solutions for Automotive applications and the XA product family, please visit:

www.xilinx.com/esp/automotive.htm



© Copyright 2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of