


Compatibility and Available IOs	
FPGA Device	Banks
FX20	8 Banks 320 User IOs
FX40, FX60	10 Banks 352 User IOs



Title:

SCHEM, ML405 EVAL PLATFORM
ML405 Block Diagram

0381199

Date:12-11-2007_19:38


Ver:C


Sheet Size: B

Rev: 03

Sheet1 of 32


Drawn ByBF





IO_L16N_7_AC17
IO_L16P_7_AD18
IO_L15N_7_T20
IO_L15P_7_U20
IO_L14N_7_Y17
IO_L14P_7_AA17
IO_L13N_7_Y23
IO_L13P_7_W23
IO_L12N_VREF_7_T18
IO_L12P_7_U19
IO_L11N_7_V22
IO_L11P_7_V23
IO_L10N_7_AB16
IO_L10P_7_AB17
IO_L9N_CC_LC_7_V24
IO_L9P_CC_LC_7_W24
IO_L8N_CC_LC_7_Y15
IO_L8P_CC_LC_7_Y16
IO_L7N_7_T24
IO_L7P_7_U24
IO_L6N_7_U17
IO_L6P_7_T17
IO_L5N_7_T22
IO_L5P_7_T23
IO_L4N_VREF_7_AC16
IO_L4P_7_AD16
IO_L3N_7_R20
IO_L3P_7_R21
IO_L2N_7_AA15
IO_L2P_7_AB15
IO_L1N_7_R23
IO_L1P_7_P24
IO_L24N_CC_LC_7_AD21
IO_L24P_CC_LC_7_AC21
IO_L23N_VRP_7_Y20
IO_L23P_VRN_7_W21
IO_L22N_7_AD19
IO_L22P_7_AD20
IO_L21N_7_AA22
IO_L21P_7_Y22
IO_L20N_VREF_7_Y18
IO_L20P_7_AA18
IO_L19N_7_AA23
IO_L19P_7_AA24
IO_L18N_7_AC18
IO_L18P_7_AC19
IO_L17N_7_U21
IO_L17P_7_V21
IO_L32N_SM1_7_AB21
IO_L32P_SM1_7_AB22
IO_L31N_SM2_7_AC22
IO_L31P_SM2_7_AC23
IO_L30N_SM3_7_AA19
IO_L30P_SM3_7_AA20
IO_L29N_SM4_7_AD23
IO_L29P_SM4_7_AD24
IO_L28N_VREF_7_V18
IO_L28P_7_W18
IO_L27N_SM5_7_W19
IO_L27P_SM5_7_W20
IO_L26N_SM6_7_AB19
IO_L26P_SM6_7_AB20
IO_L25N_CC_SM7_LC_7_AC24
IO_L25P_CC_SM7_LC_7_AB24


AC17	HDR1	44
AD18	HDR1	14
T20	HDR1	2
U20	HDR1	32
Y17	HDR1	20
AA17	HDR1	48
Y23	HDR1	18
W23	HDR1	6
T18	HDR2	6
U19	HDR2	8
V22	HDR1	30
V23	HDR1	4
AB16	HDR1	8
AB17	HDR1	58
V24	HDR1	34
W24	HDR1	36
Y15	HDR1	26
Y16	HDR1	28
T24	HDR1	10
U24	HDR1	24
U17	HDR1	38
T17	HDR1	40
T22	HDR1	12
T23	HDR1	60
AC16	HDR2	10
AD16	HDR2	12
R20	HDR1	42
R21	HDR1	52
AA15	HDR1	64
AB15	HDR1	62
R23	HDR1	22
P24	HDR1	50
AD21	HDR1	54
AC21	HDR1	56
Y20	HDR2	14
W21	HDR2	16
AD19	HDR1	46
AD20	HDR1	16
AA22	HDR2	2
Y22	HDR2	4
Y18	HDR2	18
AA18	HDR2	20
AA23	HDR2	22
AA24	HDR2	24
AC18	HDR2	26
AC19	HDR2	28
U21	HDR2	30
V21	HDR2	32
AB21	HDR2	34 SYS MON_VN7
AB22	HDR2	36 SYS MON_VP7
AC22	HDR2	38 SYS MON_VN6
AC23	HDR2	40 SYS MON_VP6
AA19	HDR2	42 SYS MON_VN5
AA20	HDR2	44 SYS MON_VP5
AD23	HDR2	46 SYS MON_VN4
AD24	HDR2	48 SYS MON_VP4
V18	HDR2	50
W18	HDR2	52
W19	HDR2	54 SYS MON_VN3
W20	HDR2	56 SYS MON_VP3
AB19	HDR2	58 SYS MON_VN2
AB20	HDR2	60 SYS MON_VP2
AC24	HDR2	62 SYS MON_VN1
AB24	HDR2	64 SYS MON_VP1



FPGA_BANK7
3.3V or 2.5V VCC0

IO_L16N_8_W3
IO_L16P_8_V3
IO_L15N_8_V8
IO_L15P_8_U9
IO_L14N_8_V4
IO_L14P_8_U4
IO_L13N_8_V6
IO_L13P_8_U7
IO_L12N_VREF_8_T3
IO_L12P_8_T4
IO_L11N_8_U5
IO_L11P_8_U6
IO_L10N_8_P3
IO_L10P_8_N3
IO_L9N_CC_LC_8_Y10
IO_L9P_CC_LC_8_W10
IO_L8N_CC_LC_8_R3
IO_L8P_CC_LC_8_P4
IO_L7N_8_AB10
IO_L7P_8_AA10
IO_L6N_8_R5
IO_L6P_8_P5
IO_L5N_8_T8
IO_L5P_8_T9
IO_L4N_VREF_8_N4
IO_L4P_8_M4
IO_L3N_8_AC11
IO_L3P_8_AB11
IO_L2N_8_L3
IO_L2P_8_L4
IO_L1N_8_AD10
IO_L1P_8_AD11
IO_L24N_CC_LC_8_AC3
IO_L24P_CC_LC_8_AC4
IO_L23N_VRP_8_W8
IO_L23P_VRN_8_W9
IO_L22N_8_W5
IO_L22P_8_Y5
IO_L21N_8_AB9
IO_L21P_8_AA9
IO_L20N_VREF_8_AA3
IO_L20P_8_AA4
IO_L19N_8_AC8
IO_L19P_8_AC9
IO_L18N_8_W4
IO_L18P_8_Y3
IO_L17N_8_AD8
IO_L17P_8_AD9
IO_L32N_8_AD5
IO_L32P_8_AD6
IO_L31N_8_Y7
IO_L31P_8_AA7
IO_L30N_8_AD3
IO_L30P_8_AD4
IO_L29N_8_AB6
IO_L29P_8_AB7
IO_L28N_VREF_8_AB4
IO_L28P_8_AB5
IO_L27N_8_AA8
IO_L27P_8_Y8
IO_L26N_8_AA5
IO_L26P_8_Y6
IO_L25N_CC_LC_8_AC6
IO_L25P_CC_LC_8_AC7

W3	SRAM_FLASH_A8
V3	SRAM_FLASH_A6
V8	SRAM_FLASH_A16
U9	SRAM_FLASH_A19
V4	SRAM_FLASH_A7
U4	SRAM_FLASH_A5
V6	SRAM_FLASH_A14
U7	SRAM_FLASH_A15
T3	SRAM_FLASH_A4
T4	UART_SIN
U5	IIC_SEL_0
U6	SRAM_FLASH_A9
P3	SRAM_FLASH_A2
N3	SRAM_FLASH_A0
Y10	SRAM_BW1
W10	SRAM_BW0
R3	SRAM_BW3
P4	SRAM_BW2
AB10	SYSACE_USB_D1
AA10	SYSACE_USB_D5
R5	SRAM_FLASH_A3
P5	FLASH_CE2_SRAM_CE1_N
T8	UART_SOUT
T9	SRAM_FLASH_A20
N4	SRAM_FLASH_A1
M4	USB_INT
AC11	SYSACE_USB_D3
AB11	SYSACE_USB_D2
L3	SRAM_ADV_LD_N
L4	
AD10	SYSACE_MPWE_USB_WR_N
AD11	SYSACE_USB_D0
AC3	SRAM_FLASH_WE_N
AC4	SRAM_FLASH_OE_N
W8	
W9	
W5	SRAM_FLASH_A10
Y5	SRAM_FLASH_A11
AB9	SRAM_FLASH_A18
AA9	SRAM_FLASH_A17
AA3	SYSACE_MPA05
AA4	SYSACE_MPCE
AC8	SYSACE_MPOE_USB_RD_N
AC9	SYSACE_A1_USB_A0
W4	SYSACE_MPIRQ
Y3	SYSACE_MPA06
AD8	SYSACE_A2_USB_A1
AD9	SYSACE_MPA03
AD5	SYSACE_USB_D10
AD6	SYSACE_USB_D9
Y7	SYSACE_USB_D6
AA7	SYSACE_USB_D7
AD3	SYSACE_USB_D14
AD4	SYSACE_USB_D11
AB6	SYSACE_MPA04
AB7	SYSACE_USB_D13
AB4	SYSACE_USB_D15
AB5	SRAM_FLASH_A13
AA8	SYSACE_USB_D12
Y8	SYSACE_USB_D4
AA5	SRAM_FLASH_A12
Y6	SYSACE_USB_D8
AC6	SRAM_CLK
AC7	VGA_CLK




Enable DCI


FPGA_BANK8
3.3V VCC0



Title:		SCHEM, ML405 EVAL PLATFORM FPGA Bank 7, 8		0381199	
Date:	12-11-2007_19:38	Ver:	C		
Sheet Size: B		Rev:	03		
Sheet	4 of 32	Drawn By	BF		



U1



U1



Title:

SCHEM, ML405 EVAL PLATFORM
FPGA Bank 9, 10

0381199

Date: 12-11-2007_19:38

Ver: C

Sheet Size: B

Rev:	03
------	----


Sheet


5 of


32


Drawn By	
----------	--







BF



			
Title:		SCHEM, ML405 EVAL PLATFORM FPGA Ground and Power	
Date:		12-11-2007_19:38	Ver: C
Sheet Size: B		Rev: 03	
Sheet		6 of 32	Drawn By BF












SMA CONNECTORS, POWER SWITCH,


Title: SCHEM, ML405 EVAL PLATFORM SMA Connectors, Power Switch, Battery, Oscillators, Reset	
Date: 12-11-2007_19:38	Ver: C
Sheet Size: B	Rev: 03
Sheet 9 of 32	Drawn By BF







Title:	SCHEM, ML405 EVAL PLATFORM Expansion Headers	0381199
--------	---	---------


Date:	12-11-2007_19:38	Ver:	C
Sheet Size:	B	Rev:	03
Sheet	11 of 32	Drawn By	BF








J48, J49 pins 1-2: GMII/MII to Cu
J48, J49 pins 2-3: SGMII to Cu, no clk
J48 pins 1-2, J57 ON: RGMII, modified MII in Cu



Pin to Constant Mapping	
Pin	Bit[2:0]
VCC2V5	111
PHY_LED_LINK10	110
PHY_LED_LINK100	101
PHY_LED_LINK1000	100
PHY_LED_DUPLEX	011
PHY_LED_RX	010
PHY_LED_TX	001
GND	000


Pin	Bit[2]	Bit[1]	Bit[0]		
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]	000	PHYAddress "00000". Do not advertise the PAUSE bit
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]	000	
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]	111	Auto-Neg enabled, advertise all capabilities; prefer slave. Auto crossover enabled. 125 CLK option disabled.
CONFIG3	ANEG[0]	ENA_XC	DIS_125	111	
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]	111	GMII to Cu mode. Fiber/copper auto-detect diasabled. Sleep mode disabled.
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]	111	
CONFIG6	SEL_BDT	INT_POL	75/50 OHM	010	MDC/MDIO selected. Active LOW Interrupt. 50ohm SERDES option.



DEVICE=RJ45_HFJ11-1G01E
P114
PARTS=1
LEVEL=STD
PKG_TYPE=RJ45_HFJ11-1G01E



Title:		SCHEM, ML405 EVAL PLATFORM RJ45 Connector and PHY Decoupling		0381199
Date:	12-11-2007_19:56	Ver:	C	
Sheet Size:	B	Rev:	03	
Sheet	15 of 32	Drawn By	BF	



Title:

SCHEM, ML405 EVAL PLATFORM
VGA Codec

0381199

Date:

12-11-2007_19:56

Ver:

C

Sheet Size:

B

Rev:


03


Sheet

16 of 32


Drawn By



BF







Title:		SCHEM, ML405 EVAL PLATFORM System Monitor DVM Circuit		0381199	
Date:	12-11-2007_19:56	Ver:	C		
Sheet Size:	B	Rev:	03		
Sheet	18 of 32	Drawn By	BF		







Title:		SCHEM, ML405 EVAL PLATFORM Flash Memory		0381199	
Date:	12-11-2007_19:56	Ver:	C		
Sheet Size:	B	Rev:	03		
Sheet	20 of 32	Drawn By	BF		












Title: SCHEM, ML405 EVAL PLATFORM FPGA Decoupling		
0381199		
Date:	12-11-2007_19:56	Ver: C
Sheet Size:	B	Rev: 03
Sheet	24 of 32	Drawn By BF




SFP MODULE
MGT_102B

SMA Connectors
MGT_102A



IIC MUX



Title:			
SCHEM, ML405 EVAL PLATFORM			
SFP Module, SMA Connectors			
IIC MUX			
0381199			
Date:	12-11-2007_19:56	Ver:	C
Sheet Size:	B	Rev:	03
Sheet	26 of 32	Drawn By	BF

SATA Host 1

MGT 113B




SATA Host 2


MGT 113A







Title:		SCHEM, ML405 EVAL PLATFORM SATA Connectors		0381199	
Date:	12-11-2007_19:56	Ver:	C		
Sheet Size:	B	Rev:	03		
Sheet	27 of 32	Drawn By	BF		




Title: SCHEM, ML405 EVAL PLATFORM MGT Linear Power Supplies			
0381199			
Date:	12-11-2007_19:56	Ver:	C
Sheet Size:	B	Rev:	03
Sheet	28 of 32	Drawn By	BF







Title:		SCHEM, ML405 EVAL PLATFORM SGMII / SATA Clocks MGT 110 / MGT 113		0381199	
Date:	12-11-2007_19:56	Ver:	C		
Sheet Size:	B	Rev:	03		
Sheet	31	of	32	Drawn By	BF



Title:	SCHEM, ML405 EVAL PLATFORM FPGA Fan Controller and IIC temp sensor	0381199
--------	--	---------

Date:	12-11-2007_19:56	Ver:	C
-------	------------------	------	---

Sheet Size: B	Rev: 03
---------------	---------

Sheet	32	of	32	Drawn By	BF
-------	----	----	----	----------	----