

4	3	2	1
D			
C			
B			
A			

NOTE: PLEASE REVIEW THE ML410 BOM FOR ITEMS DESIGNATED AS "NOSTUFF".


NOSTUFF ITEMS ARE NOT POPULATED ON THE PCB.

THE ML410 BOM CONTAINS THE MOST ACCURATE INFORMATION ABOUT

NOSTUFF DISCRETES AND COMPONENTS.


XILINX PART NUMBERS	
SCHEMATICS	0381203
PCB ARTWORK	0531499
PCB FABRICATION	1280372

		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM TABLE OF CONTENTS			
Date: 8-22-2006_9:53		Ver:	03
Sheet Size: B		Rev:	E
Sheet 1 of 72		Drawn By SS	





SEL0	SEL1	Q0	Q1
0	0	IN0	IN0
0	1	IN0	IN1
1	0	IN1	IN0
1	1	IN1	IN1

		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm			
CLKS: USR,MGT,SYSAE			
Date:	8-22-2006_9:53	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	2 of 72	Drawn By	SS





NOTE: TRC_CLK RESISTOR ALLOWS CLOCK TERMINATION
TO BE ADJUSTED INDEPENDENTLY OF OTHER I/O.



NOTE: THE PCI SPEC RECOMMENDS THAT
CLOCKS BE PULLED LOW WHEN THE
BUS IS NOT ACTIVELY CLOCKED.




NOTE: PCI_CLK RESISTORS ALLOW CLOCK TERMINATION
TO BE ADJUSTED INDEPENDENTLY OF OTHER I/O.







NOTE: THE COMPONENT VALUES FOR THIS REGULATOR ARE TAKEN
FROM XAPP653. THIS DESIGN IS INTENDED TO SINK CURRENT
THROUGH THE 1206 RESISTORS WHEN THE CLAMP DIODES ON
THE FPGA ARE CONDUCTING DURING OVERSHOOT. THIS IS WHY
THE VALUES ARE UNUSUAL RELATIVE TO THE LT1763 DATASHEET.








		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM PCI_SUPPLY			
Date: 8-22-2006_9:53		Ver:	03
Sheet Size: B		Rev:	E
Sheet 3 of 72		Drawn By SS	




NOTE: THE PINOUT OF THE DDR2 DQ AND DQS SIGNALS IS INTENDED TO ALLOW THE USE OF LOCAL CLOCKING RESOURCES AS DESCRIBED IN XAPP609.



	SCH P/N	0381203
	ART P/N	0531499
	FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM DDR2 DECOUPLING		
Date:	8-22-2006_9:53	Ver: 03
Sheet Size: B		Rev: E
Sheet	4 of 72	Drawn By SS



All DDR2_CK* to be length matched
DDR2_PLL_FB* to be length matched to DDR2_CK*




NOTE: MODE BITS HAVE INTERNAL PULLUPS AND DEFAULT
TO SLAVE-SERIAL MODE. THERE MAY BE SOME
CONFLCITS BETWEEN THE JTAG MODES AND ICAP
HOWEVER SLAVE-SERIAL MODE IS KNOWN TO WORK.



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372





Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm
FPGA CONFIG AND MISC I/O

Date:	8-22-2006_9:53	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	5 of 72	Drawn By	SS






		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM FPGA DECOUPLING			
Date: 8-22-2006_9:53		Ver:	03
Sheet Size: B		Rev:	E
Sheet 6 of 72		Drawn By	SS


VCORE





BANK 6,10,12




		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFORM FPGA DECOUPLING			
Date:	8-22-2006_9:53	Ver:	03
Sheet Size: B		Rev:	E
Sheet	7 of 72	Drawn By	SS



GND; B1, B2, B3, B4, B5
GND; B6, B7, B8, B9, B10
GND; B11, B12, B13, B14, B15
GND; B16, B17, B18, B19, B20
GND; E1, E2, E3, E4, E5
GND; E6, E7, E8, E9, E10
GND; E11, E12, E13, E14, E15
GND; E16, E17, E18, E19, E20







GND; B1, B2, B3, B4, B5
GND; B6, B7, B8, B9, B10
GND; B11, B12, B13, B14, B15
GND; B16, B17, B18, B19, B20
GND; E1, E2, E3, E4, E5
GND; E6, E7, E8, E9, E10
GND; E11, E12, E13, E14, E15
GND; E16, E17, E18, E19, E20





SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFRTORM
PERSONALITY MODULE CONNECTORS





Date:	8-22-2006_9:53	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	8 of 72	Drawn By	SS




NOTE: THIS MUX INTRODUCES AN IMPLICIT 2.5V TO 3.3V LEVEL-SHIFT FOR THE CPU JTAG SIGNALS. THE SERIES RESISTOR ON CPU_TDO IS INTENDED TO PROVIDE PROTECTION FOR A 2.5V JTAG PROBE.



		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm			
JTAG, DEBUG, TRACE CONNECTORS			
Date:	8-22-2006_9:53	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	9 of 72	Drawn By	SS







SYSTEMACE
TQFP144
(DIE DOWN)



J22








ACEFLASH






SCH P/N0381203
ART P/N0531499
FAB P/N1280372

Title:SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm
SYSTEM ACE AND COMPACT FLASH

Date:8-22-2006_9:53	Ver:03
Sheet Size: B	Rev: E
Sheet10 of 72	Drawn By SS



PCI-PCI BRIDGE
PCI2250_PGF




SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM
PCI-PCI BRIDGE

Date: 8-22-2006_9:53 Ver: 03

Sheet Size: B Rev: E





Sheet 13 of 72 Drawn By SS



VCC12V_P; PA02
VCC12V_N; PB01
VCC5V; PA05, PB05, PB06, PA08
VCC5V; PA61, PB61, PA62, PB62
VCC3V3; PA21, PB25, PA27, PB31, PA33, PB36
VCC3V3; PA39, PB41, PB43, PA45, PA53, PB54

VCCIO VCC5V; PA10, PA16, PB19, PB59, PA59

GND; PB03, PB15, PB17, PA18, PB22, PA24
GND; PB28, PA30, PB34, PA35, PA37, PB38
GND; PA42, PB46, PA48, PB49, PA56, PB57
GND; PB12, PA12, PB13, PA13




SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM
PCI SLOT 6, 5.0V, SECONDARY BUS

Date: 8-22-2006_9:53 Ver: 03

Sheet Size: B Rev: E





Sheet 14 of 72 Drawn By SS




VCC12V_P;PA02
VCC12V_N;PB01
VCC5V;PA05, PB05, PB06, PA08
VCC5V;PA61, PB61, PA62, PB62
VCC3V3;PA21, PB25, PA27, PB31, PA33, PB36
VCC3V3;PA39, PB41, PB43, PA45, PA53, PB54

VCCIO VCC3V3;PA10, PA16, PB19, PB59, PA59

GND; PB03, PB15, PB17, PA18, PB22, PA24
GND; PB28, PA30, PB34, PA35, PA37, PB38
GND; PA42, PB46, PA48, PB49, PA56, PB57
GND; PB50, PA50, PB51, PA51







	SCH P/N	0381203
	ART P/N	0531499
	FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM		
PCI SLOT 5, 3.3V, PRIMARY BUS		
Date:	8-22-2006_9:53	Ver: 03
Sheet Size: B		Rev: E
Sheet	15 of 72	Drawn By SS




VCC12V_P;PA02
VCC12V_N;PB01
VCC5V;PA05,PB05,PB06,PA08
VCC5V;PA61,PB61,PA62,PB62
VCC3V3;PA21,PB25,PA27,PB31,PA33,PB36
VCC3V3;PA39,PB41,PB43,PA45,PA53,PB54




VCC10 VCC3V3;PA10,PA16,PB19,PB59,PA59

GND;PB03,PB15,PB17,PA18,PB22,PA24
GND;PB28,PA30,PB34,PA35,PA37,PB38
GND;PA42,PB46,PA48,PB49,PA56,PB57
GND;PB50,PA50,PB51,PA51



		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM			
PCI SLOT 3, 3.3V, PRIMARY BUS			
Date:	8-22-2006_9:53	Ver:	03
Sheet Size: B		Rev:	E
Sheet	17 of 72	Drawn By	SS









SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM
PCI SOUTH BRIDGE, PART 2-3

Date: 8-22-2006_9:53 Ver: 03

Sheet Size: B Rev: E

Sheet 20 of 72 Drawn By SS



D

C

B


A

D


C

B


A




NOTE: AT MODE IS USED HERE TO DISABLE THE SOFT-POWER
FUNCTIONALITY OF THE SOUTH BRIDGE



	SCH P/N	0381203
	ART P/N	0531499
	FAB P/N	1280372
	Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM PCI SOUTH BRIDGE, CONFIG RESISTORS	
Date:	8-22-2006_9:53	Ver: 03
Sheet Size: B	Rev: E	
Sheet	22 of 72	Drawn By SS







SCH P/N0381203

ART P/N0531499



FAB P/N1280372

Title:

SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm

PARALLEL PORT INTERFACE



Date:	8-22-2006_9:53	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	24 of 72	Drawn By	SS



RS232 DTE PINOUT
CONNECTS TO PC WITH
F/F NULL MODEM CABLE.

LOOKING INTO DB9 PLUG

		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM RS232 SERIAL PORT INTERFACE			
Date:	8-22-2006_9:53	Ver:	03
Sheet Size: B		Rev:	E
Sheet	25 of 72	Drawn By	SS



www.BDTIC.com/XILINX




SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372


Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOM
KBD/MOUSE AND USB INTERFACES

Date:	8-22-2006_9:53	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	26 of 72	Drawn By	SS


Pin 20 must be removed.
Silkscreen:
"IDE PRIMARY"




Mark Pin 1
Pin20=Key



Silkscreen:
"IDE P LED"




Pin 20 must be removed.
Silkscreen:
"IDE SECONDARY"



Silkscreen:
"IDE S LED"

Mark Pin 1
Pin20=Key





SCH P/N0381203

ART P/N0531499

FAB P/N1280372

Title:SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm

IDE INTERFACES

Date:8-22-2006_9:53

Ver:03




Sheet Size: B

Rev: E

Sheet27 of 72

Drawn BySS


SOUTH BRIDGE
GPIO HEADER



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372







Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM
SOUTH BRIDGE ROM AND GPIO

Date:	8-22-2006_9:53	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	28 of 72	Drawn By	SS




$$V_{OUT} = 1.21 \cdot (1 + R_2/R_1)$$
$$V_{OUT} = 1.21 \cdot (1 + 3.09K/1.00K)$$
$$V_{OUT} = 4.949V$$

		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm			
AC97 CODEC			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	29 of 72	Drawn By	SS



		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFORM			
AC97 CONNECTORS			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	30 of 72	Drawn By	SS





SCH P/N0381203

ART P/N0531499



FAB P/N1280372

Title:

SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm

I2C AND SPI DEVICES


Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	31 of 72	Drawn By	SS




SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372


Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTRM
DEBUG AND STATUS LEDS

Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	32 of 72	Drawn By	SS







		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM RESET SWITCHES			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	34 of 72	Drawn By	SS



ATX Power Connector




BULK CAPS DISTRIBUTED AROUND BOARD.





Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOM
ATX CONNECTOR, PWR TOGGLE AND HEADER


Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	35 of 72	Drawn By	SS



Mounting holes for ATX Form Factor




Spread out on the board.




Silkscreen:
"GND"


	SCH P/N	0381203
	ART P/N	0531499
	FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM ATX MOUNTING HOLES AND TEST POINTS		
Date:	8-22-2006_9:52	Ver: 03
Sheet Size: B		Rev: E
Sheet	37 of 72	Drawn By SS




		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM FPGA FAN SWITCH AND TACH			
Date: 8-22-2006_9:52		Ver:	03
Sheet Size: B		Rev:	E
Sheet 38 of 72		Drawn By SS	



		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM			
FPGA - BANK1,2 - PCI-E CTRL, DDR1, LCD			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	39 of 72	Drawn By	SS






M23	DDR1_A5
N23	DDR1_A3
N24	DDR1_A4
P24	DDR1_A0
N22	DDR1_A2
P22	DDR1_A1
L25	DDR1_A7
L26	DDR1_A8
M22	DDR1_D13
L21	DDR1_A6
L24	DDR1_A10
K24	DDR1_D4
F19	DDR1_D5
E19	DDR1_CK1_N
E28	DDR1_CK1_P
F28	DDR1_D8
G21	DDR1_DM0
F21	DDR1_CAS_N
D26	DDR1_D12
E26	DDR1_D11
K21	DDR1_D26
J21	DDR1_D27
F26	DDR1_D14
G26	DDR1_D19
K22	DDR1_D22
J22	DDR1_D31
C25	DDR1_D20
D25	DDR1_DQS3
E22	DDR1_DQS2
D22	DDR1_DQS1
F25	DDR1_DQS0
G25	VRP_BANK5
G20	VRN_BANK5
G27	DDR1_D10
G28	DDR1_D9
J20	DDR1_D8
H20	DDR1_CS_N
C27	DDR1_D23
C28	DDR1_A9
L23	DDR1_RAS_N
K23	DDR1_WE_N
D27	DDR1_D7
E27	DDR1_D6
E21	DDR1_BA1
D21	DDR1_A11
J26	DDR1_D15
K26	DDR1_DM1
H22	DDR1_D28
G22	DDR1_BA0
H25	DDR1_D16
J25	DDR1_D17
C22	DDR1_D21
C23	DDR1_D18
D24	DDR1_DM3
C24	DDR1_D25
H23	DDR1_D30
G23	DDR1_D24
F24	DDR1_DM2
E24	DDR1_A12
F23	DDR1_D29
E23	
J24	
H24	

VTTDDR

(RSVD-DDR1LOOP BANK5)

U37



VCC2V5

VCC2V5

R41

49.9

VRN_BANK5

R143

49.9

VRP_BANK5



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm
FPGA - BANK5 - DDR1

Date: 8-22-2006_9:52 Ver: 03

Sheet Size: B Rev: E

Sheet 41 of 72 Drawn By SS

	IO_L32N_9_U27	U27	DDR2_A12
	IO_L32P_9_U28	U28	DDR2_DQM03
	IO_L31N_9_R26	R26	DDR2_A08
	IO_L31P_9_T26	T26	DDR2_A10
	IO_L30N_9_T28	T28	DDR2_A11
	IO_L30P_9_T29	T29	DDR2_DQ32
	IO_L29N_9_T30	T30	DDR2_DQM02
	IO_L29P_9_T31	T31	DDR2_WE_N
IO_L28N_VREF_9_R27	R27		
IO_L28P_9_R28	R28	DDR2_A09	
IO_L27N_9_P29	P29	DDR2_DQ30	
IO_L27P_9_R29	R29	DDR2_DQ31	
IO_L26N_9_R31	R31	DDR2_CAS_N	
IO_L26P_9_R32	R32	DDR2_RAS_N	
IO_L25N_CC_LC_9_N32	N32	DDR2_DQS03#	
IO_L25P_CC_LC_9_P32	P32	DDR2_DQS03	
IO_L16N_9_M25	M25	DDR2_A03	
IO_L16P_9_M26	M26		
IO_L15N_9_K31	K31	DDR2_DQ14	
IO_L15P_9_K32	K32	DDR2_DQ06	
IO_L14N_9_H29	H29	DDR2_PLL_CLKIN_N	
IO_L14P_9_H30	H30	DDR2_PLL_CLKIN	
IO_L13N_9_L28	L28	DDR2_A02	
IO_L13P_9_L29	L29	DDR2_DQ28	
IO_L12N_VREF_9_J27	J27		
IO_L12P_9_K28	K28	DDR2_A01	
IO_L11N_9_J30	J30	DDR2_DQ27	
IO_L11P_9_J31	J31	DDR2_DQ13	
IO_L10N_9_C32	C32	DDR2_DQ00	
IO_L10P_9_D32	D32	DDR2_DQ01	
IO_L9N_CC_LC_9_J29	J29	DDR2_DQS01#	
IO_L9P_CC_LC_9_K29	K29	DDR2_DQS01	
IO_L8N_CC_LC_9_E29	E29	DDR2_DQS0#	
IO_L8P_CC_LC_9_F29	F29	DDR2_DQS00	
IO_L7N_9_G31	G31	DDR2_DQ12	
IO_L7P_9_G32	G32	DDR2_DQ03	
IO_L6N_9_C30	C30	DDR2_DQ16	
IO_L6P_9_D30	D30	DDR2_DQ17	
IO_L5N_9_F30	F30	DDR2_DQ18	
IO_L5P_9_G30	G30	DDR2_DQ19	
IO_L4N_VREF_9_H27	H27		
IO_L4P_9_H28	H28	DDR2_A00	
IO_L3N_9_F31	F31	DDR2_DQ11	
IO_L3P_9_E32	E32	DDR2_DQ02	
IO_L2N_9_C29	C29	DDR2_DQ25	
IO_L2P_9_D29	D29	DDR2_DQ26	
IO_L1N_9_D31	D31	DDR2_DQ09	
IO_L1P_9_E31	E31	DDR2_DQ10	
IO_L24N_CC_LC_9_P26	P26	DDR2_DQS02#	
IO_L24P_CC_LC_9_P27	P27	DDR2_DQS02	
IO_L23N_VRP_9_P30	P30	VRP_BANK9	
IO_L23P_VRN_9_P31	P31	VRN_BANK9	
IO_L22N_9_M31	M31	DDR2_DQM01	
IO_L22P_9_M32	M32	DDR2_DQ07	
IO_L21N_9_M30	M30	DDR2_DQ23	
IO_L21P_9_N30	N30	DDR2_DQ24	
IO_L20N_VREF_9_M28	M28		
IO_L20P_9_N27	N27	DDR2_A05	
IO_L19N_9_N28	N28	DDR2_DQ08	
IO_L19P_9_N29	N29	DDR2_DQ29	
IO_L18N_9_H32	H32	DDR2_DQ04	
IO_L18P_9_J32	J32	DDR2_DQ05	
IO_L17N_9_L30	L30	DDR2_DQ22	
IO_L17P_9_L31	L31	DDR2_DQ15	

VREF_DDR2

NC

(RSVD-DDR2 LOOP BANK9)

VCC0_9_L32
VCC0_9_H31
VCC0_9_R30
VCC0_9_E30
VCC0_9_M29
VCC0_9_J28
VCC0_9_T27
VCC0_9_N26

L32
H31
R30
E30
M29
J28
T27
N26

VCC1V8

VCC1V8

R144

49.9

VRN_BANK9

R147

49.9

VRP_BANK9



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM
FPGA - BANK9 - DDR2

Date:	8-22-2006_9:52	Ver:	03
Sheet Size: B		Rev:	E
Sheet	42 of 72	Drawn By	SS

IO_L32N_11_AJ30	AJ30	DDR2_S0_N
IO_L32P_11_AH30	AH30	DDR2_DQM00
IO_L31N_11_AG30	AG30	DDR2_DQM06
IO_L31P_11_AG31	AG31	DDR2_DQM05
IO_L30N_11_AJ31	AJ31	DDR2_CKE0
IO_L30P_11_AJ32	AJ32	DDR2_DQM04
IO_L29N_11_AF29	AF29	DDR2_DQM07
IO_L29P_11_AE29	AE29	DDR2_DQ63
IO_L28N_VREF_11_AD25	AD25	
IO_L28P_11_AC25	AC25	DDR2_A07
IO_L27N_11_AF30	AF30	DDR2_DQ56
IO_L27P_11_AF31	AF31	DDR2_DQ48
IO_L26N_11_AD26	AD26	DDR2_A06
IO_L26P_11_AD27	AD27	
IO_L25N_CC_LC_11_AE31	AE31	DDR2_DQS07#
IO_L25P_CC_LC_11_AE32	AE32	DDR2_DQS07
IO_L16N_11_AB30	AB30	DDR2_DQ53
IO_L16P_11_AB31	AB31	DDR2_DQ45
IO_L15N_11_AA28	AA28	DDR2_A13
IO_L15P_11_AA29	AA29	DDR2_DQ60
IO_L14N_11_AC32	AC32	DDR2_DQ38
IO_L14P_11_AB32	AB32	DDR2_DQ37
IO_L13N_11_AA30	AA30	DDR2_DQ52
IO_L13P_11_AA31	AA31	DDR2_DQ44
IO_L12N_VREF_11_AA24	AA24	
IO_L12P_11_Y24	Y24	DDR2_A04
IO_L11N_11_Y27	Y27	DDR2_DQ21
IO_L11P_11_Y28	Y28	DDR2_DQ20
IO_L10N_11_Y31	Y31	DDR2_DQ43
IO_L10P_11_Y32	Y32	DDR2_DQ36
IO_L9N_CC_LC_11_W30	W30	DDR2_DQS05#
IO_L9P_CC_LC_11_W31	W31	DDR2_DQS05
IO_L8N_CC_LC_11_V27	V27	DDR2_DQS04#
IO_L8P_CC_LC_11_W27	W27	DDR2_DQS04
IO_L7N_11_W29	W29	DDR2_DQ58
IO_L7P_11_Y29	Y29	DDR2_DQ59
IO_L6N_11_Y26	Y26	DDR2_DQ51
IO_L6P_11_W26	W26	DDR2_BA1
IO_L5N_11_V32	V32	DDR2_DQ34
IO_L5P_11_W32	W32	DDR2_DQ35
IO_L4N_VREF_11_W24	W24	
IO_L4P_11_W25	W25	DDR2_DQ42
IO_L3N_11_U30	U30	DDR2_DQ49
IO_L3P_11_V30	V30	DDR2_DQ50
IO_L2N_11_U31	U31	DDR2_DQ41
IO_L2P_11_U32	U32	DDR2_DQ33
IO_L1N_11_V28	V28	DDR2_BA0
IO_L1P_11_V29	V29	DDR2_DQ57
IO_L24N_CC_LC_11_AH32	AH32	DDR2_DQS06#
IO_L24P_CC_LC_11_AG32	AG32	DDR2_DQS06
IO_L23N_VRP_11_AC27	AC27	VRP_BANK11
IO_L23P_VRN_11_AC28	AC28	VRN_BANK11
IO_L22N_11_AD29	AD29	DDR2_DQ62
IO_L22P_11_AD30	AD30	DDR2_DQ55
IO_L21N_11_AD31	AD31	DDR2_DQ46
IO_L21P_11_AD32	AD32	DDR2_DQ39
IO_L20N_VREF_11_AB25	AB25	
IO_L20P_11_AB26	AB26	
IO_L19N_11_AB27	AB27	DDR2_DQ40
IO_L19P_11_AB28	AB28	DDR2_DQ47
IO_L18N_11_AC29	AC29	DDR2_DQ61
IO_L18P_11_AC30	AC30	DDR2_DQ54
IO_L17N_11_AA25	AA25	DDR2_ODT
IO_L17P_11_AA26	AA26	DDR2_RST_N

VREF_DDR2

NC (RSVD-DDR2 LOOP BANK11)

VCCO_11_AA32
VCCO_11_AH31
VCCO_11_V31
VCCO_11_AE30
VCCO_11_AB29
VCCO_11_W28
VCCO_11_AC26
VCCO_11_Y25

AA32
AH31
V31
AE30
AB29
W28
AC26
Y25

VCC1V8

R148
49.9

VRN_BANK11

R151
49.9

VRP_BANK11



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm
FPGA - BANK11 - DDR2


Date: 8-22-2006_9:52 Ver: 03

Sheet Size: B Rev: E

Sheet 43 of 72 Drawn By SS

IO_L16N_7_AK22	AK22	PM_IO_49
IO_L16P_7_AK23	AK23	PM_IO_48
IO_L15N_7_AL28	AL28	PM_IO_31
IO_L15P_7_AK28	AK28	PM_IO_30
IO_L14N_7_AL23	AL23	PM_IO_51
IO_L14P_7_AM23	AM23	PM_IO_50
IO_L13N_7_AM27	AM27	PM_IO_33
IO_L13P_7_AM28	AM28	PM_IO_32
IO_L12N_VREF_7_AD22	AD22	PM_IO_21
IO_L12P_7_AE22	AE22	PM_IO_20
IO_L11N_7_AH28	AH28	PM_IO_9
IO_L11P_7_AH29	AH29	PM_IO_8
IO_L10N_7_AM21	AM21	PM_IO_53
IO_L10P_7_AM22	AM22	PM_IO_52
IO_L9N_CC_LC_7_AK29	AK29	CPU_TDI
IO_L9P_CC_LC_7_AJ29	AJ29	ATD_10
IO_L8N_CC_LC_7_AK21	AK21	ATD_15
IO_L8P_CC_LC_7_AL21	AL21	ATD_12
IO_L7N_7_AL29	AL29	PM_IO_5
IO_L7P_7_AM30	AM30	PM_IO_4
IO_L6N_7_AL20	AL20	PM_IO_57
IO_L6P_7_AM20	AM20	PM_IO_56
IO_L5N_7_AL30	AL30	PM_IO_3
IO_L5P_7_AL31	AL31	PM_IO_2
IO_L4N_VREF_7_AC22	AC22	PM_IO_19
IO_L4P_7_AC23	AC23	PM_IO_18
IO_L3N_7_AM31	AM31	PM_IO_1
IO_L3P_7_AM32	AM32	PM_IO_0
IO_L2N_7_AL18	AL18	PM_IO_59
IO_L2P_7_AL19	AL19	PM_IO_58
IO_L1N_7_AK31	AK31	PM_IO_75
IO_L1P_7_AK32	AK32	PM_IO_74
IO_L24N_CC_LC_7_AH24	AH24	ATD_14
IO_L24P_CC_LC_7_AJ24	AJ24	ATD_11
IO_L23N_VRP_7_AK26	AK26	VRP_BANK7
IO_L23P_VRN_7_AK27	AK27	VRN_BANK7
IO_L22N_7_AK24	AK24	PM_IO_47
IO_L22P_7_AL24	AL24	PM_IO_46
IO_L21N_7_AE26	AE26	PM_IO_15
IO_L21P_7_AE27	AE27	PM_IO_14
IO_L20N_VREF_7_AE23	AE23	PM_IO_23
IO_L20P_7_AF23	AF23	PM_IO_22
IO_L19N_7_AF28	AF28	PM_IO_13
IO_L19P_7_AE28	AE28	PM_IO_12
IO_L18N_7_AG23	AG23	PM_IO_43
IO_L18P_7_AH23	AH23	PM_IO_42
IO_L17N_7_AG27	AG27	PM_IO_11
IO_L17P_7_AG28	AG28	PM_IO_10
IO_L32N_SM1_7_AJ25	AJ25	PM_IO_39
IO_L32P_SM1_7_AJ26	AJ26	PM_IO_38
IO_L31N_SM2_7_AF24	AF24	PM_IO_25
IO_L31P_SM2_7_AF25	AF25	PM_IO_24
IO_L30N_SM3_7_AM26	AM26	PM_IO_35
IO_L30P_SM3_7_AL26	AL26	PM_IO_34
IO_L29N_SM4_7_AH25	AH25	PM_IO_41
IO_L29P_SM4_7_AG25	AG25	PM_IO_40
IO_L28N_VREF_7_AE24	AE24	PM_IO_17
IO_L28P_7_AD24	AD24	PM_IO_16
IO_L27N_SM5_7_AG26	AG26	PM_IO_27
IO_L27P_SM5_7_AF26	AF26	PM_IO_26
IO_L26N_SM6_7_AM25	AM25	PM_IO_37
IO_L26P_SM6_7_AL25	AL25	PM_IO_36
IO_L25N_CC_SM7_LC_7_AJ27	AJ27	CPU_TCK
IO_L25P_CC_SM7_LC_7_AH27	AH27	CPU_TRST_N

VCC0_7_AL32	AL32
VCC0_7_AM29	AM29
VCC0_7_AJ28	AJ28
VCC0_7_AF27	AF27
VCC0_7_AK25	AK25
VCC0_7_AG24	AG24
VCC0_7_AD23	AD23
VCC0_7_AL22	AL22
VCC0_7_AM19	AM19



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm
FPGA - BANK7- PM_IO_*


Date: 8-22-2006_9:52 Ver: 03

Sheet Size: B Rev: E

Sheet 44 of 72 Drawn By SS




IO_L16N_8_AM10	AM10	PM_IO_7
IO_L16P_8_AL10	AL10	PM_IO_6
IO_L15N_8_AF13	AF13	PM_IO_61
IO_L15P_8_AE13	AE13	PM_IO_60
IO_L14N_8_AH9	AH9	PM_IO_55
IO_L14P_8_AJ9	AJ9	PM_IO_54
IO_L13N_8_AF14	AF14	PM_IO_85
IO_L13P_8_AE14	AE14	PM_IO_84
IO_L12N_VREF_8_AD9	AD9	PLB_BUS_ERROR
IO_L12P_8_AD10	AD10	OPB_BUS_ERROR
IO_L11N_8_AE11	AE11	PM_IO_73
IO_L11P_8_AD11	AD11	PM_IO_72
IO_L10N_8_AK9	AK9	PM_IO_95
IO_L10P_8_AL9	AL9	PM_IO_94
IO_L9N_CC_LC_8_AE12	AE12	TRC_TS6
IO_L9P_CC_LC_8_AD12	AD12	TRC_TS5
IO_L8N_CC_LC_8_AK8	AK8	TRC_CLK_R
IO_L8P_CC_LC_8_AL8	AL8	ATCB_CLK_R
IO_L7N_8_AC13	AC13	PM_IO_87
IO_L7P_8_AD14	AD14	PM_IO_86
IO_L6N_8_AM7	AM7	CPU_TMS
IO_L6P_8_AM8	AM8	CPU_TDO_TEMP
IO_L5N_8_AB12	AB12	PM_IO_93
IO_L5P_8_AC12	AC12	PM_IO_92
IO_L4N_VREF_8_AH7	AH7	TRC_TS10
IO_L4P_8_AH8	AH8	TRC_TS1E
IO_L3N_8_AA13	AA13	PM_IO_89
IO_L3P_8_AB13	AB13	PM_IO_88
IO_L2N_8_AJ7	AJ7	ATD_8
IO_L2P_8_AK7	AK7	ATD_16
IO_L1N_8_AA11	AA11	PM_IO_91
IO_L1P_8_AB11	AB11	PM_IO_90
IO_L24N_CC_LC_8_AK11	AK11	ATD_13
IO_L24P_CC_LC_8_AJ11	AJ11	ATD_17
IO_L23N_VRP_8_AJ14	AJ14	VRP_BANK8
IO_L23P_VRN_8_AH14	AH14	VRN_BANK8
IO_L22N_8_AM11	AM11	PM_IO_45
IO_L22P_8_AL11	AL11	PM_IO_44
IO_L21N_8_AJ15	AJ15	PM_IO_79
IO_L21P_8_AH15	AH15	PM_IO_78
IO_L20N_VREF_8_AG10	AG10	TRC_TS20
IO_L20P_8_AF10	AF10	TRC_TS4
IO_L19N_8_AK16	AK16	PM_IO_77
IO_L19P_8_AJ16	AJ16	PM_IO_76
IO_L18N_8_AJ10	AJ10	PM_IO_63
IO_L18P_8_AH10	AH10	PM_IO_62
IO_L17N_8_AG15	AG15	PM_IO_81
IO_L17P_8_AF15	AF15	PM_IO_80
IO_L32N_8_AL13	AL13	PM_IO_65
IO_L32P_8_AK13	AK13	PM_IO_64
IO_L31N_8_AL14	AL14	PM_IO_83
IO_L31P_8_AK14	AK14	PM_IO_82
IO_L30N_8_AM12	AM12	PM_IO_67
IO_L30P_8_AM13	AM13	PM_IO_66
IO_L29N_8_AH12	AH12	PM_IO_71
IO_L29P_8_AG12	AG12	PM_IO_70
IO_L28N_VREF_8_AE9	AE9	PM_IO_29
IO_L28P_8_AF9	AF9	PM_IO_28
IO_L27N_8_AG11	AG11	TRC_TS2E
IO_L27P_8_AF11	AF11	TRC_TS3
IO_L26N_8_AK12	AK12	PM_IO_69
IO_L26P_8_AJ12	AJ12	PM_IO_68
IO_L25N_CC_LC_8_AH13	AH13	ATD_18
IO_L25P_CC_LC_8_AG13	AG13	ATD_9

U37



	SCH P/N	0381203
	ART P/N	0531499
	FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm		
FPGA - BANK8 - PM_IO,MICTOR, CPU_DEBUG		
Date:	8-22-2006_9:52	Ver: 03
Sheet Size: B		Rev: E
Sheet	45 of 72	Drawn By SS


IO_L32N_12_AH5	AH5	SYSACE_MPD03
IO_L32P_12_AJ5	AJ5	SYSACE_MPD07
IO_L31N_12_AC9	AC9	DBG_LED_6
IO_L31P_12_AC10	AC10	DBG_LED_7
IO_L30N_12_AG5	AG5	SYSACE_MPD01
IO_L30P_12_AG6	AG6	SYSACE_MPD00
IO_L29N_12_AL6	AL6	SYSACE_MPD12
IO_L29P_12_AM6	AM6	SYSACE_MPD1RQ
IO_L28N_VREF_12_AD6	AD6	DBG_LED_2
IO_L28P_12_AD7	AD7	DBG_LED_3
IO_L27N_12_AG7	AG7	PM_IO_3V_17
IO_L27P_12_AG8	AG8	PM_IO_3V_5
IO_L26N_12_AL3	AL3	PM_IO_3V_9
IO_L26P_12_AM3	AM3	PM_IO_3V_13
IO_L25N_CC_LC_12_AJ6	AJ6	SYSACE_MPD06
IO_L25P_CC_LC_12_AK6	AK6	SYSACE_MPD09
IO_L16N_12_AD4	AD4	SYSACE_CLK_OE
IO_L16P_12_AD5	AD5	DBG_LED_1
IO_L15N_12_AE6	AE6	SYSACE_MPA00
IO_L15P_12_AF6	AF6	SYSACE_MPA03
IO_L14N_12_AC3	AC3	PM_IO_3V_16
IO_L14P_12_AC4	AC4	PM_IO_3V_12
IO_L13N_12_AA8	AA8	PM_IO_3V_25
IO_L13P_12_AA9	AA9	PM_IO_3V_18
IO_L12N_VREF_12_Y9	Y9	PM_IO_3V_1
IO_L12P_12_W9	W9	PM_IO_3V_3
IO_L11N_12_AF3	AF3	SYSACE_MPA06
IO_L11P_12_AG3	AG3	SYSACE_MPD02
IO_L10N_12_Y6	Y6	PM_IO_3V_7
IO_L10P_12_AA6	AA6	PM_IO_3V_22
IO_L9N_CC_LC_12_AB6	AB6	SYSACE_MPCE
IO_L9P_CC_LC_12_AB7	AB7	SYSACE_MPBRDY
IO_L8N_CC_LC_12_AA3	AA3	SYSACE_MPD15
IO_L8P_CC_LC_12_AB3	AB3	SYSACE_MPWE
IO_L7N_12_AB5	AB5	PM_IO_3V_19
IO_L7P_12_AC5	AC5	PM_IO_3V_24
IO_L6N_12_Y3	Y3	PM_IO_3V_10
IO_L6P_12_Y4	Y4	PM_IO_3V_4
IO_L5N_12_Y7	Y7	PM_IO_3V_21
IO_L5P_12_Y8	Y8	PM_IO_3V_20
IO_L4N_VREF_12_W6	W6	PM_IO_3V_15
IO_L4P_12_W7	W7	PM_IO_3V_0
IO_L3N_12_AA4	AA4	PM_IO_3V_8
IO_L3P_12_AA5	AA5	PM_IO_3V_6
IO_L2N_12_V7	V7	PM_IO_3V_23
IO_L2P_12_V8	V8	PM_IO_3V_11
IO_L1N_12_W4	W4	PM_IO_3V_2
IO_L1P_12_W5	W5	PM_IO_3V_14
IO_L24N_CC_LC_12_AH3	AH3	SYSACE_MPD05
IO_L24P_CC_LC_12_AH4	AH4	SYSACE_MPD04
IO_L23N_VRP_12_AE7	AE7	VRP_BANK12
IO_L23P_VRN_12_AF8	AF8	VRN_BANK12
IO_L22N_12_AF4	AF4	SYSACE_MPA05
IO_L22P_12_AF5	AF5	SYSACE_MPA04
IO_L21N_12_AK4	AK4	SYSACE_MPD10
IO_L21P_12_AL4	AL4	SYSACE_MPD14
IO_L20N_VREF_12_AB8	AB8	DBG_LED_4
IO_L20P_12_AC7	AC7	DBG_LED_5
IO_L19N_12_AL5	AL5	SYSACE_MPD13
IO_L19P_12_AM5	AM5	SYSACE_MPOE
IO_L18N_12_AE3	AE3	SYSACE_MPA02
IO_L18P_12_AE4	AE4	SYSACE_MPA01
IO_L17N_12_AK3	AK3	SYSACE_MPD11
IO_L17P_12_AJ4	AJ4	SYSACE_MPD08



		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFORM FPGA - BANK12 - SYSACE, PM_IO_3,DBG_LED			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size: B		Rev:	E
Sheet	46 of 72	Drawn By	SS

IO_L32N_10_U6	U6	PCI_P_CLK3_R
IO_L32P_10_U7	U7	PCI_P_CLK3_R
IO_L31N_10_T10	T10	IIC_SDA_VGA
IO_L31P_10_T11	T11	PCI_P_CLK1_R
IO_L30N_10_V3	V3	PCI_P_GNT3_N
IO_L30P_10_V4	V4	PCI_P_INT0_N
IO_L29N_10_R9	R9	PCI_P_REQ4_N
IO_L29P_10_T9	T9	PCI_P_REQ3_N
IO_L28N_VREF_10_R7	R7	PCI_P_REQ1_N
IO_L28P_10_R8	R8	PCI_P_INT8_N
IO_L27N_10_T8	T8	PCI_P_REQ2_N
IO_L27P_10_U8	U8	PCI_P_GNT2_N
IO_L26N_10_T3	T3	PCI_P_REQ0_N
IO_L26P_10_U3	U3	PCI_P_CLK4_R
IO_L25N_CC_LC_10_U5	U5	PCI_P_CLK5_R
IO_L25P_CC_LC_10_V5	V5	PCI_P_CLK0_R
IO_L16N_10_N3	N3	PCI_P_AD06
IO_L16P_10_M3	M3	PCI_P_TRDY_N
IO_L15N_10_M5	M5	PCI_P_CBE0_N
IO_L15P_10_M6	M6	PCI_P_PERR_N
IO_L14N_10_L3	L3	PCI_P_AD27
IO_L14P_10_L4	L4	PCI_P_AD00
IO_L13N_10_L5	L5	PCI_P_AD01
IO_L13P_10_L6	L6	PCI_P_CBE1_N
IO_L12N_VREF_10_N7	N7	PCI_FPGA_IDSEL
IO_L12P_10_N8	N8	PCI_P_FRAME_N
IO_L11N_10_N9	N9	PCI_P_AD18
IO_L11P_10_N10	N10	PCI_P_AD19
IO_L10N_10_K3	K3	PCI_P_AD20
IO_L10P_10_K4	K4	PCI_P_AD21
IO_L9N_CC_LC_10_K6	K6	PCI_P_AD28
IO_L9P_CC_LC_10_J6	J6	PCI_P_AD22
IO_L8N_CC_LC_10_J4	J4	PCI_P_AD14
IO_L8P_CC_LC_10_J5	J5	PCI_P_AD15
IO_L7N_10_F3	F3	PCI_P_AD09
IO_L7P_10_F4	F4	PCI_P_AD03
IO_L6N_10_H3	H3	PCI_P_AD02
IO_L6P_10_G3	G3	PCI_P_AD11
IO_L5N_10_G5	G5	PCI_P_AD08
IO_L5P_10_F5	F5	PCI_P_AD10
IO_L4N_VREF_10_M7	M7	PCI_P_SERR_N
IO_L4P_10_M8	M8	PCI_P_AD24
IO_L3N_10_M10	M10	PCI_P_AD25
IO_L3P_10_L10	L10	PCI_P_AD13
IO_L2N_10_H4	H4	PCI_P_AD16
IO_L2P_10_H5	H5	PCI_P_AD17
IO_L1N_10_L8	L8	PCI_P_PAR
IO_L1P_10_L9	L9	PCI_P_AD12
IO_L24N_CC_LC_10_R6	R6	PCI_P_CBE3_N
IO_L24P_CC_LC_10_T6	T6	PCI_P_GNT4_N
IO_L23N_VRP_10_R11	R11	PCI_P_RST_N
IO_L23P_VRN_10_P11	P11	PCI_P_STOP_N
IO_L22N_10_P6	P6	PCI_P_AD30
IO_L22P_10_P7	P7	PCI_P_AD31
IO_L21N_10_T4	T4	PCI_P_GNT0_N
IO_L21P_10_T5	T5	PCI_P_GNT1_N
IO_L20N_VREF_10_R3	R3	PCI_P_DEVSEL_N
IO_L20P_10_R4	R4	PCI_P_CBE2_N
IO_L19N_10_P9	P9	PCI_P_INTC_N
IO_L19P_10_P10	P10	IIC_SCL_VGA
IO_L18N_10_P4	P4	PCI_P_LOCK_N
IO_L18P_10_P5	P5	PCI_P_INTA_N
IO_L17N_10_N4	N4	PCI_P_AD07
IO_L17P_10_N5	N5	PCI_P_IRDY_N

U37




VCC0_10_R10	R10
VCC0_10_M9	M9
VCC0_10_T7	T7
VCC0_10_N6	N6
VCC0_10_K5	K5
VCC0_10_U4	U4
VCC0_10_G4	G4
VCC0_10_P3	P3


VCC3_PCI

U37


		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm			
FPGA - BANK10 - PCI			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size: B		Rev:	E
Sheet	47 of 72	Drawn By	SS



U37



		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm			
FPGA-BANK6, VGA, UART, PHY			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	48 of 72	Drawn By	SS



MGTVREF_105_AN27
RTERM_105_AN29

AN27 MGTVREF_105
AN29 MGT_RTERM_105

VTRXB_105_AN33
AVCCAUXRXB_105_AN31
VTTXB_105_AM33
AVCCAUXMGT_105_AN32
AVCCAUXTX_105_AL33
VTTXA_105_AJ33
AVCCAUXRXA_105_AG33
VTRXA_105_AH34


AN33 MGT_105_VTRXB
AN31 MGT_105_AVCCAUXRXB
AM33 MGT_105_VTTXB
AN32 MGT_105_AVCCAUX
AL33 MGT_105_AVCCAUXTX
AJ33 MGT_105_VTTXA
AG33 MGT_105_AVCCAUXRXA
AH34 MGT_105_VTRXA

VTRXB_106_AP19
AVCCAUXRXB_106_AN17
VTTXB_106_AN20
AVCCAUXMGT_106_AN18
AVCCAUXTX_106_AN22
VTTXA_106_AN23
AVCCAUXRXA_106_AN25
VTRXA_106_AP24

AP19 MGT_106_VTRXB
AN17 MGT_106_AVCCAUXRXB
AN20 MGT_106_VTTXB
AN18 MGT_106_AVCCAUX
AN22 MGT_106_AVCCAUXTX
AN23 MGT_106_VTTXA
AN25 MGT_106_AVCCAUXRXA
AP24 MGT_106_VTRXA

VTRXB_109_AP13
AVCCAUXRXB_109_AN15
VTTXB_109_AN12
AVCCAUXMGT_109_AN14
AVCCAUXTX_109_AN10
VTTXA_109_AN9
AVCCAUXRXA_109_AN7
VTRXA_109_AP8

AP13 MGT_109_VTRXB
AN15 MGT_109_AVCCAUXRXB
AN12 MGT_109_VTTXB
AN14 MGT_109_AVCCAUX
AN10 MGT_109_AVCCAUXTX
AN9 MGT_109_VTTXA
AN7 MGT_109_AVCCAUXRXA
AP8 MGT_109_VTRXA



MGTCLK_N_105_AP28
MGTCLK_P_105_AP29
RXNPADB_105_AP31
RXPPADB_105_AP32
TXNPADB_105_AM34
TXPPADB_105_AL34
TXNPADA_105_AK34
TXPPADA_105_AJ34
RXNPADA_105_AG34
RXPPADA_105_AF34

AP28 SATACLK_N00
AP29 SATACLK_P00
AP31 RXNPADB_105
AP32 RXPPADB_105
AM34 TXNPADB_105_C
AL34 TXPPADB_105_C
AK34 TXNPADA_105_C
AJ34 TXPPADA_105_C
AG34 RXNPADA_105
AF34 RXPPADA_105

RXNPADB_106_AP17
RXPPADB_106_AP18
TXNPADB_106_AP20
TXPPADB_106_AP21
TXNPADA_106_AP22
TXPPADA_106_AP23
RXNPADA_106_AP25
RXPPADA_106_AP26

AP17 RXNPADB_106
AP18 RXPPADB_106
AP20 TXNPADB_106
AP21 TXPPADB_106
AP22 TXNPADA_106
AP23 TXPPADA_106
AP25 RXNPADA_106
AP26 RXPPADA_106

RXNPADB_109_AP15
RXPPADB_109_AP14
TXNPADB_109_AP12
TXPPADB_109_AP11
TXNPADA_109_AP10
TXPPADA_109_AP9
RXNPADA_109_AP7
RXPPADA_109_AP6

AP15 RXNPADB_109
AP14 RXPPADB_109
AP12 TXNPADB_109
AP11 TXPPADB_109
AP10 TXNPADA_109
AP9 TXPPADA_109
AP7 RXNPADA_109
AP6 RXPPADA_109

SATA Clock

4X PCIE_SLOTA

SATA

PM




SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFORM
MGT 105, 106 AND 109 - PM, SATA+CLK, PCIE

Date: 8-22-2006_9:52 Ver: 03

Sheet Size: B Rev: E


Sheet 50 of 72 Drawn By SS





		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm			
MGT - 110 , 112 AND 113			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	51 of 72	Drawn By	SS

Available only on FX100

4x PCIE_SLOTB




Unused




U37

U37

VCC2V5





U37



TEST_MON_AVDD
TEST_MON_VREFP

U37

Should be routed differentially



FPGA_VBATT



C534
0.1UF



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm
MGT_114, VCCO_0, CONFIG,MISC

Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	52 of 72	Drawn By	SS



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFORM
FPGA CORE AND VCCAUX PINS

Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	53 of 72	Drawn By	SS

U37

U37



SCH P/N0381203

ART P/N0531499


FAB P/N1280372

Title:

SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFTORM


FPGA GROUND PINS

Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	54 of 72	Drawn By	SS



GNDA_105_AN30
GNDA_105_AN28
GNDA_105_AP27
GNDA_103_AE34
GNDA_103_AD33
GNDA_103_AB33
GNDA_103_W33
GNDA_103_U33
GNDA_103_R33
GNDA_102_P34
GNDA_102_L34
GNDA_102_B34
GNDA_102_P33
GNDA_102_N33
GNDA_102_M33
GNDA_102_L33
GNDA_102_H33
GNDA_102_E33
GNDA_102_C33
GNDA_102_B33
GNDA_102_A33
GNDA_102_B31
GNDA_102_A30
GNDA_101_B29
GNDA_101_B27
GNDA_101_B24
GNDA_101_B22
GNDA_101_B20
GNDA_101_A19
GND_AF32
GND_T32
GND_F32
GND_AC31
GND_N31
GND_C31
GND_AK30
GND_Y30
GND_K30
GND_AG29
GND_U29
GND_G29
GND_AD28
GND_P28
GND_D28
GND_AL27
GND_AA27
GND_L27
GND_AH26
GND_V26
GND_H26

AN30
AN28
AP27
AE34
AD33
AB33
W33
U33
R33
P34
L34
B34
P33
N33
M33
L33
H33
E33
C33
B33
A33
B31
A30
B29
B27
B24
B22
B20
A19
AF32
T32
F32
AC31
N31
C31
AK30
Y30
K30
AG29
U29
G29
AD28
P28
D28
AL27
AA27
L27
AH26
V26
H26



GNDA_114_B19
GNDA_114_B18
GNDA_114_B16
GNDA_114_B14
GNDA_114_B11
GNDA_114_B9
GNDA_113_A8
GNDA_113_B7
GNDA_113_B5
GNDA_113_B3
GNDA_113_L2
GNDA_113_K2
GNDA_113_J2
GNDA_113_H2
GNDA_113_E2
GNDA_113_B2
GNDA_113_A2
GNDA_113_L1
GNDA_113_H1
GNDA_113_B1
GNDA_112_W2
GNDA_112_T2
GNDA_112_P2
GNDA_112_M2
GNDA_112_AB1
GNDA_112_AA2
GNDA_110_AP5
GNDA_110_AN4
GNDA_110_AP2
GNDA_110_AN2
GNDA_110_AK2
GNDA_110_AG2
GNDA_110_AE2
GNDA_110_AC2
GNDA_110_AN1
GNDA_109_AN16
GNDA_109_AN13
GNDA_109_AN11
GNDA_109_AN8
GNDA_109_AN6
GNDA_106_AN26
GNDA_106_AN24
GNDA_106_AN21
GNDA_106_AN19
GNDA_106_AP16
GNDA_105_AN34
GNDA_105_AP33
GNDA_105_AK33
GNDA_105_AH33
GNDA_105_AF33
GNDA_105_AP30

B19
B18
B16
B14
B11
B9
A8
B7
B5
B3
L2
K2
J2
H2
E2
B2
A2
L1
H1
B1
W2
T2
P2
M2
AB1
AA2
AP5
AN4
AP2
AN2
AK2
AG2
AE2
AC2
AN1
AN16
AN13
AN11
AN8
AN6
AN26
AN24
AN21
AN19
AP16
AN34
AP33
AK33
AH33
AF33
AP30

U37

U37



SCH P/N0381203

ART P/N0531499


FAB P/N1280372

Title:

SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM


FPGA GROUND PINS

Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	55 of 72	Drawn By	SS




U56

		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOM DDR1 AND DDR2 POWER SUPPLIES			
Date: 8-22-2006_9:52		Ver:	03
Sheet Size: B		Rev:	E
Sheet 56 of 72		Drawn By	SS






Matched Length Nets

		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFRTORM			
DDR1 DISCRETES AND TERMINATION			
Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	57 of 72	Drawn By	SS




1-2: MII to Cu
2-3: RGMII to Cu






SATA Host 1

MGT 106B





SATA Host 2


MGT 106A



		SCH P/N	0381203
		ART P/N	0531499
		FAB P/N	1280372
Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM SATA INTERFACE			
Date: 8-22-2006_9:52		Ver:	03
Sheet Size: B		Rev:	E
Sheet 61 of 72		Drawn By SS	








SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm
SGMII RJ-45

Date: 8-22-2006_9:52 Ver: 03

Sheet Size: B Rev: E

Sheet 64 of 72 Drawn By
SS








4

2





For 2.0V, $R_{29} = 4.176K$





$$R2 = R1 * \left(\frac{V_{out}}{0.5} - 1 \right)$$



SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOM
MGT POWER SUPPLIES








Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	67 of 72	Drawn By	SS

MGT_101_VTRXB
MGT_101_AVCCAUXRXB
MGT_101_VTTXB
MGT_101_AVCCAUX
MGT_101_AVCCAUTX
MGT_101_VTTXA
MGT_101_AVCCAUXRXA
MGT_101_VTRXA

MGT_102_VTRXB
MGT_102_AVCCAUXRXB
MGT_102_VTTXB
MGT_102_AVCCAUX
MGT_102_AVCCAUTX
MGT_102_VTTXA
MGT_102_AVCCAUXRXA
MGT_102_VTRXA

MGT_105_VTRXB
MGT_105_AVCCAUXRXB
MGT_105_VTTXB
MGT_105_AVCCAUX
MGT_105_AVCCAUTX
MGT_105_VTTXA
MGT_105_AVCCAUXRXA
MGT_105_VTRXA

MGT_103_VTRXB
MGT_103_AVCCAUXRXB
MGT_103_VTTXB
MGT_103_AVCCAUX
MGT_103_AVCCAUTX
MGT_103_VTTXA
MGT_103_AVCCAUXRXA
MGT_103_VTRXA




SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372


Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLATFOrm
MGT POWER FILTER-1, VTERM AND RTERM

Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	68 of 72	Drawn By	SS


MGT_109_VTRXB
MGT_109_AVCCAUXRXB
MGT_109_VTTXB
MGT_109_AVCCAUX
MGT_109_AVCCAUTX
MGT_109_VTTXA
MGT_109_AVCCAUXRXA
MGT_109_VTRXA





MGT_112_VTRXB
MGT_112_AVCCAUXRXB
MGT_112_VTTXB
MGT_112_AVCCAUX
MGT_112_AVCCAUTX
MGT_112_VTTXA
MGT_112_AVCCAUXRXA
MGT_112_VTRXA



MGT_110_VTRXB
MGT_110_AVCCAUXRXB
MGT_110_VTTXB
MGT_110_AVCCAUX
MGT_110_AVCCAUTX
MGT_110_VTTXA
MGT_110_AVCCAUXRXA
MGT_110_VTRXA






MGT_113_VTRXB
MGT_113_AVCCAUXRXB
MGT_113_VTTXB
MGT_113_AVCCAUX
MGT_113_AVCCAUTX
MGT_113_VTTXA
MGT_113_AVCCAUXRXA
MGT_113_VTRXA








SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM
MGT POWER FILTER-2

Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	69 of 72	Drawn By	SS





SCH P/N 0381203
ART P/N 0531499
FAB P/N 1280372

Title: SCHEM, ROHS COMPLIANT, ML410 VIRTEX-4 EVAL PLAFORM
PCI SLOTB FX100

Date:	8-22-2006_9:52	Ver:	03
Sheet Size:	B	Rev:	E
Sheet	72 of 72	Drawn By	SS