

Qualification of Additional Substrate Material Set from Fujitsu Technologies

Qualification Report

RPT085 (v1.0) August 31, 2007



www.BDTIC.com/XILINX



Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of the Design may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Design. Xilinx reserves the right to make changes, at any time, to the Design as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design.

THE DESIGN IS PROVIDED “AS IS” WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DESIGN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.

CRITICAL APPLICATIONS DISCLAIMER: XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, “CRITICAL APPLICATIONS”). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© 2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
08/31/07	1.0	Initial Xilinx release.

Table of Contents

Fujitsu Package Substrate Qualification

Overview 5
Qualification Objective 5
Reliability Test Conditions and Results 5

Qualification of Additional Substrate Material Set from Fujitsu Technologies

Overview

This report summarizes the reliability testing results that were performed to qualify the Fujitsu package substrate that will be used in Flip-Chip package assembly.

Qualification Objective

The objective of this qualification is to qualify the Fujitsu package substrate for the Flip-Chip packages that are already in production.

Reliability Test Conditions and Results

[Table 1](#) provides a summary of reliability testing results, the environmental stress conditions, and the qualification vehicle information.

Based on the data gathered to date, the Fujitsu package substrate has demonstrated a satisfactory result and meets qualification requirements for releasing to Flip-Chip package production assembly.

Table 1: Reliability Test Conditions and Results

Test	Conditions	Test Vehicle	Lot Qty	Cum Device-Hr/Cyc	# of Failures
TC-B ⁽¹⁾	-55 to +125°C	XC4VFX60/FF1152	1	77,000	0
		XC4VFX60/FF672	1	80,000	0
		XC4VLX160/FF1148	1	43,000	0
		XC2VP50/FF1152	2	70,000	0
		XC2VP50/FF1517	2	68,000	0
		XC2VP40/FF1152	2	68,000	0
		XC2VP20/FF896	2	70,000	0
		XC2VP20/FF1152	2	70,000	0
		XC2VP30/FF896	2	70,000	0
		XC2VP30/FF1152	2	70,000	0
THB ⁽¹⁾	85°C, 85%RH, Bias, V _{CCMAX}	XC4VFX20/FF672	1	67,000	0
TH ⁽¹⁾	85°C, 85%RH, No bias	XC4VFX20/FF672	1	77,000	0
HTS	150°C	XC4VFX20/FF672	1	77,000	0

Note:

1. Package level-4 preconditioning with Lead-free reflow temperature performed prior to THB, TH, and TC-B tests.

Qualification Data

Table 2: Qualification Data

Test	Conditions	Rel #	Device	Package	Samples	Duration	Fail Qty
TC-B ⁽¹⁾	-55°C/+125°C	2005	XC4VFX60	FF1152	77	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	3105	XC4VFX60	FF672	80	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	20805	XC4VLX160	FF1148	43	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120088	XC2VP50	FF1152	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120089	XC2VP50	FF1152	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120366	XC2VP50	FF1517	33	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120367	XC2VP50	FF1517	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120368	XC2VP40	FF1152	33	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120369	XC2VP40	FF1152	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120370	XC2VP20	FF896	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120371	XC2VP20	FF896	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120372	XC2VP20	FF1152	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120373	XC2VP20	FF1152	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120374	XC2VP30	FF896	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120375	XC2VP30	FF896	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120381	XC2VP30	FF1152	35	1,000 cys	0
TC-B ⁽¹⁾	-55°C/+125°C	L6120382	XC2VP30	FF1152	35	1,000 cys	0
THB ⁽¹⁾	85°C, 85%RH, Bias, V _{CCMAX}	9405	XC4VFX20	FF672	67	1,000 hrs	0
TH ⁽¹⁾	85°C, 85%RH	11105	XC4VFX20	FF672	77	1,000 hrs	0
HTS	T _A = 150°C	11205	XC4VFX20	FF672	77	1,000 hrs	0

Note:

1. Package level-4 preconditioning with Lead-free reflow temperature performed prior to THB, TH, and TC-B tests.

