

Qualification of 10-Layer Flip-Chip Package Substrate for Virtex-5

Report

RPT091 (v1.0) December 14, 2007





Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of the Design may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Design. Xilinx reserves the right to make changes, at any time, to the Design as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design.

THE DESIGN IS PROVIDED “AS IS” WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DESIGN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.

CRITICAL APPLICATIONS DISCLAIMER: XILINX PRODUCTS (INCLUDING HARDWARE, SOFTWARE AND/OR IP CORES) ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, CLASS III MEDICAL DEVICES, NUCLEAR FACILITIES, APPLICATIONS RELATED TO THE DEPLOYMENT OF AIRBAGS, OR ANY OTHER APPLICATIONS THAT COULD LEAD TO DEATH, PERSONAL INJURY OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (INDIVIDUALLY AND COLLECTIVELY, “CRITICAL APPLICATIONS”). FURTHERMORE, XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN ANY APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE OR AIRCRAFT, UNLESS THERE IS A FAIL-SAFE REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR. CUSTOMER AGREES, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE XILINX PRODUCTS, TO THOROUGHLY TEST THE SAME FOR SAFETY PURPOSES. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN CRITICAL APPLICATIONS, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© 2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
12/14/07	1.0	Initial Xilinx release.

Table of Contents

Overview 5

Qualification Objective 5

Reliability Test Conditions and Results 5

Qualification of 10-Layer Flip-Chip Package Substrate for Virtex-5

Overview

This report summarizes the reliability testing results that were performed to qualify the 10-layer flip-chip package substrate for Virtex™-5 devices.

Qualification Objective

The objective of this qualification is to qualify the 10-layer flip-chip package substrate that will be used in previously qualified Virtex-5 packages.

Reliability Test Conditions and Results

The following tables provide a summary of reliability testing results, the environmental stress conditions, and the qualification vehicle information.

Based on the data gathered to date, all Virtex-5 device 10-layer flip-chip package substrates are qualified by extension, based on the satisfactory results and meeting all the qualification requirements for production releasing.

Table 1: Reliability Test Conditions and Results for Silicon Precision Industries (SPIL) Assembly Site

Test Vehicle (Device/Package)	Stress Conditions	Rel#	Sample Qty	Cum Device- Hr/Cyc	# of Failures
XC5VLX330T / FFG1738	TC-B: -55°C/+125°C, 1000 cycles; (Package level-4 preconditioning with Tpeak=245°C performed prior to TC-B)	234907	21	159,000	0
		244607	25		
		244707	29		
		230507	20		
		230607	15		
		249007	7		
		248907	18		
		251907	8		
		251807	16		
XC5VSX95T / FFG1136	TC-B: -55°C/+125°C, 1000 cycles; (Package level-4 preconditioning with Tpeak=245°C performed prior to TC-B)	244807	25	75,000	0
		244907	25		
		258907	25		
XC5VFX70T / FFG665	TC-B: -55°C/+125°C, 1000 cycles; (Package level-4 preconditioning with Tpeak=250°C performed prior to TC-B)	260107	25	75,000	0
		260207	25		
		260307	25		
XC5VLX110T / FFG1136	TC-B: -55°C/+125°C, 1000 cycles; (Package level-4 preconditioning with Tpeak=245°C performed prior to TC-B)	246007	25	75,000	0
		246107	25		
		248507	25		

Table 2: Reliability Test Conditions and Results for Amkor Technology Assembly Site

Test Vehicle (Device/Package)	Stress Conditions	Rel#	Sample Qty	Cum Device- Hr/Cyc	# of Failures
XC5VLX110T / FFG1136	TC-B: -55°C/+125°C, 1000 cycles; (Package level-4 preconditioning with Tpeak=245°C performed prior to TC-B)	234507	30	155,000	0
		245807	25		
		245907	25		
		258707	25		
		258807	25		
		255507	25		