

Quality Alert – Virtex®-6 BRAM/FIFO Timing Issue

XCN11026 (v1.0) July 07, 2011

Quality Alert

Overview

The ISE® 11.x, 12.x and 13.1 TRCE/Timing Analyzer tools do not correctly analyze certain control signals and address lines of the Virtex®-6 36Kb BRAM (RAMB36E1), 18Kb BRAM (RAMB18E1), and 18Kb FIFO (FIFO18E1) when used in SDP, TDP, or ECC modes, potentially resulting in unreported setup and hold time violations. The unreported violations may result in read and write errors in silicon and are not reported in the unconstrained path report section of the timing report.

Description

All aspect ratio configurations of the 36Kb BRAM (RAMB36E1), the 18Kb BRAM (RAMB18E1), and the 18Kb FIFO (FIFO18E1) are affected by this issue. The 36Kb FIFO configuration is not affected.

All Virtex®-6 designs with these specific blocks must be reviewed to assess whether this issue affects the design. Designs created with timing analysis performed in ISE® 13.2 or later are not affected by this issue.

Previous architectures and 7-Series are not impacted by this issue.

As part of the resolution detailed, a new version of the Speedfile is included in ISE® 13.2 and the patches referenced in AR42444.

Products Affected

All Virtex®-6 devices with designs that use these specific blocks with timing analysis performed in ISE® 13.1 or previous software tools without available patches for this issue are affected.

Recommendations

Xilinx recommends that all affected designs have timing reanalyzed using the guidance provided in <u>AR42444</u>, or use ISE® 13.2 or later.

If it is determined that an existing design has timing failures that are unacceptable, the design must be reimplemented according to the recommendations in <u>AR424444</u>.

Revision History

The following table shows the revision history for this document:

| Date | Version | Description of Revisions |
|---------------|---------|--------------------------|
| July 07, 2011 | 1.0 | Initial release. |



Notice of Disclaimer

THE XILINX HARDWARE FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFESUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.