

# Wide Input Voltage Range Boost/SEPIC/Inverting Controller

## **FEATURES**

- Wide V<sub>IN</sub> Range: 1.6V to 42V
- Positive or Negative Output Voltage Programming with a Single Feedback Pin
- PGOOD Output Voltage Status Report
- Accurate 50mV SENSE Threshold Voltage
- Programmable Soft-Start
- Programmable Operating Frequency (100kHz to 1MHz) with One External Resistor
- Synchronizable to an External Clock
- Low Shutdown Current < 1µA
- INTV<sub>CC</sub> Regulator Supplied from V<sub>IN</sub> or DRIVE
- Programmable Input Undervoltage Lockout with Hysteresis

## **APPLICATIONS**

- Datacom and Industrial Boost, SEPIC and Inverting Converters
- Distributed Power Supplies
- Portable Electronic Equipment
- Automotive

## DESCRIPTION

The LT®3759 is a wide input range, current mode, DC/DC controller which is capable of regulating either positive or negative output voltages from a single feedback pin. It can be configured as a boost, SEPIC or inverting converter.


The LT3759 drives a low side external N-channel power MOSFET. An internal LDO regulator draws power from  $V_{\text{IN}}$  or DRIVE to provide up to a 4.75V supply for the gate driver. The fixed frequency, current-mode architecture results in stable operation over a wide range of supply and output voltages. The operating frequency of LT3759 can be set over a 100kHz to 1MHz range with an external resistor, or can be synchronized to an external clock using the SYNC pin.

The LT3759 features soft-start and frequency foldback functions to limit inductor current during start-up and output short-circuit. A window comparator on the FBX pin reports via the PGOOD pin, providing output voltage status indication. The device is available in a 12-Lead exposed pad MSOP package.


LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT and No R<sub>SENSE</sub> are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 7825665.

## TYPICAL APPLICATION

2.5V to 36V Input, 12V Output SEPIC Converter Excellent for Automotive 12V Post Regulator



# Efficiency vs Output Current






## **ABSOLUTE MAXIMUM RATINGS**

(Note 1)	
V <sub>IN</sub>	42V
EN/UVLO (Note 2)	42V
DRIVE	42V
PG00D	42V
INTV <sub>CC</sub>	8V
GATE	(Note 3)
SYNC	8V
VC, SS	3V

RT
SENSE±0.3V
FBX3V to 3V
Operating Junction Temperature Range (Note 4)
LT3759E/LT3759I40°C to 125°C
LT3759H40°C to 150°C
Storage Temperature Range65°C to 150°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3759EMSE#PBF	LT3759EMSE#TRPBF	3759	12-Lead Plastic MSOP	-40°C to 125°C
LT3759IMSE#PBF	LT3759IMSE#TRPBF	3759	12-Lead Plastic MSOP	-40°C to 125°C
LT3759HMSE#PBF	LT3759HMSE#TRPBF	3759	12-Lead Plastic MSOP	-40°C to 150°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# 

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IN</sub> Operating Voltage		•	1.6		42	V
V <sub>IN</sub> Shutdown I <sub>Q</sub>	EN/UVLO < 0.4V EN/UVLO = 1.15V			0.1	1 6	μA μA
V <sub>IN</sub> Operating I <sub>Q</sub>				350	450	μA
DRIVE Shutdown Quiescent Current	EN/UVLO < 0.4V EN/UVLO = 1.15V			0.1 0.1	1 2	μA μA
DRIVE Quiescent Current (Not Switching)	$R_T = 27.4k\Omega$ , DRIVE = 6V			2.0	2.5	mA
SENSE Current Limit Threshold		•	46	50	54	mV
SENSE Input Bias Current	Current Out of Pin			-55		μА
Error Amplifier						
FBX Regulation Voltage (V <sub>FBX(REG)</sub> )	FBX > 0V FBX < 0V	•	1.580 -0.815	1.6 -0.80	1.620 -0.785	V
FBX Pin Input Current	FBX = 1.6V FBX = -0.8V		-10	60	120 10	nA nA
Transconductance $g_m (\Delta I_2/\Delta V_{FBX})$	$FBX = V_{FBX(REG)}$			240		μs
VC Output Impedance				5		MΩ
FBX Line Regulation [ $\Delta V_{FBX(REG)}/(\Delta V_{IN} \bullet V_{FBX(REG)})$ ]	1.6V < V <sub>IN</sub> < 42V, FBX >0 1.6V < V <sub>IN</sub> < 42V, FBX <0			0.02 0.02	0.05 0.05	%/V %/V
VC Current Mode Gain (ΔV <sub>VC</sub> /ΔV <sub>SENSE</sub> )				5		V/V
VC Source Current	FBX = 0V, VC = 1.3V			-13		μA
VC Sink Current	FBX = 1.7V, VC = 1.3V FBX = -0.85V, VC = 1.3V			13 10		μΑ μΑ
Oscillator						
Switching Frequency	R <sub>T</sub> = 27.4k to GND, V <sub>FBX</sub> = 1.6V R <sub>T</sub> = 86.6k to GND, V <sub>FBX</sub> = 1.6V R <sub>T</sub> = 6.81k to GND, V <sub>FBX</sub> = 1.6V		270	300 100 1000	330	kHz kHz kHz
R <sub>T</sub> Voltage	FBX = 1.6V, -0.8V			1.2		V
GATE Minimum Off-Time				170	200	ns
GATE Minimum On-Time				170	200	ns
SYNC Input Low		•			0.4	V
SYNC Input High		•	1.5			V
SS Pull-Up Current	SS = 0V, Current Out of Pin	•	-14	-10.5	-7	μA
Low Dropout Regulators (DRIVE LDO and V <sub>IN</sub> LDO)						
DRIVE LDO Regulation Voltage	DRIVE = 6V	•	4.6	4.75	4.9	V
V <sub>IN</sub> LDO Regulation Voltage	DRIVE = 0V	•	3.6	3.75	3.9	V
DRIVE LDO Current Limit	INTV <sub>CC</sub> = 4V			60		mA
V <sub>IN</sub> LDO Current Limit	DRIVE = 0V, INTV <sub>CC</sub> = 3V			60		mA
DRIVE LDO Load Regulation ( $\Delta V_{INTVCC}/V_{INTVCC}$ )	0 < I <sub>INTVCC</sub> < 20mA, DRIVE = 6V		-1	-0.6		%
V <sub>IN</sub> LDO Load Regulation (ΔV <sub>INTVCC</sub> /V <sub>INTVCC</sub> )	DRIVE = 0V, 0 < I <sub>INTVCC</sub> < 20mA		-1	-0.6		%
$\underline{\text{DRIVE LDO Line Regulation } [\Delta V_{\text{INTVCC}}/(V_{\text{INTVCC}} \bullet \Delta V_{\text{IN}})]}$	1.6V < V <sub>IN</sub> < 42V, DRIVE = 6V			0.03	0.07	%/V
$V_{\text{IN}}$ LDO Line Regulation [ $\Delta V_{\text{INTVCC}}/(V_{\text{INTVCC}} \bullet \Delta V_{\text{IN}})]$	DRIVE = 0V, 5V < V <sub>IN</sub> < 42V			0.03	0.07	%/V
DRIVE LDO Dropout Voltage (V <sub>DRIVE</sub> – V <sub>INTVcc</sub> )	DRIVE = 4V, I <sub>INTVCC</sub> = 20mA	•		190	400	mV



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ , $V_{IN} = 12V$ , EN/UVLO = 12V, $INTV_{CC} = 4.75V$ , unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IN</sub> LDO Dropout Voltage (V <sub>IN</sub> – V <sub>INTVcc</sub> )	V <sub>IN</sub> = 3V, DRIVE = 0V, I <sub>INTVCC</sub> = 20mA	•		190	400	mV
INTV <sub>CC</sub> Undervoltage Lockout Threshold Falling				1.3	1.45	V
INTV <sub>CC</sub> Current in Shutdown	EN/UVLO = 0V			22		μА
Logic						
EN/UVLO Threshold Voltage Falling		•	1.17	1.22	1.27	V
EN/UVLO Rising Hysteresis				20		mV
EN/UVLO Input Low Voltage	I <sub>VIN</sub> < 1μA				0.4	V
EN/UVLO Pin Bias Current Low	EN/UVLO = 1.15V		1.8	2.2	2.6	μА
EN/UVLO Pin Bias Current High	EN/UVLO = 1.30V			10	100	nA
FBX Power Good Threshold Voltage	FBX > 0V, PGOOD Falling FBX < 0V, PGOOD Falling			V <sub>FBX(REG)</sub> - 0.08 V <sub>FBX(REG)</sub> + 0.04		V
FBX Overvoltage Threshold	FBX > 0V, PGOOD Rising FBX < 0V, PGOOD Rising			V <sub>FBX(REG)</sub> + 0.12 V <sub>FBX(REG)</sub> - 0.06	<u>.</u>	V
PGOOD Output Low (V <sub>OL</sub> )	I <sub>PGOOD</sub> = 250μA			210	300	mV
PGOOD Leakage Current	PG00D = 42V				1	μА
INTV <sub>CC</sub> Minimum Voltage to Enable PGOOD Function		•	2.4	2.7	3.0	V
INTV <sub>CC</sub> Minimum Voltage to Enable SYNC Function		•	2.4	2.7	3.0	V
NMOS Gate Drivers						
GATE Output Rise Time (T <sub>R</sub> )	C <sub>L</sub> = 3300pF			20		ns
GATE Output Fall Time (T <sub>F</sub> )	C <sub>L</sub> = 3300pF			20		ns
GATE Output Low (V <sub>OL</sub> )					0.05	V
GATE Output High (V <sub>OH</sub> )			INTV <sub>CC</sub> - 0.0	)5		V

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: For  $V_{\text{IN}}$  below 4V, the EN/UVLO pin must not exceed  $V_{\text{IN}}$  for proper operation.

**Note 3:** This pin is for switching purposes. Do not tie directly to a supply.

**Note 4:** The LT3759E is guaranteed to meet performance specifications from the 0°C to 125°C operating junction temperature range. Specifications over the -40°C to 125°C operating junction temperature

range are assured by design, characterization and correlation with statistical process controls. The LT3759I is guaranteed over the full –40°C to 125°C operating junction temperature range. The LT3759H is guaranteed over the full –40°C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.


**Note 5:** The LT3759 is tested in a feedback loop which servos  $V_{FBX}$  to the reference voltages (1.6V and -0.8V) with the VC pin forced to 1.3V.

Note 6: Rise and fall times are measured at 10% and 90% levels.




# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted.


#### **FBX Positive Regulation Voltage** vs Temperature




#### **FBX Negative Regulation Voltage** vs Temperature




**Quiescent Current** vs Temperature




#### **Dynamic Quiescent Current** vs Switching Frequency




## R<sub>T</sub> vs Switching Frequency




**Normalized Switching Frequency** vs FBX Voltage




#### **Switching Frequency** vs Temperature



# **SENSE Current Limit Threshold**





#### **SENSE Current Limit Threshold** vs Duty Cycle





# TYPICAL PERFORMANCE CHARACTERISTICS


T<sub>A</sub> = 25°C, unless otherwise noted.























## PIN FUNCTIONS

**DRIVE:** DRIVE LDO Supply Pin. This pin can be connected to either  $V_{IN}$  or a quasi-regulated voltage supply such as a DC converter output. This pin must be bypassed with a minimum of  $1\mu F$  capacitor placed close to the pin. Tie this pin to  $V_{IN}$  if not used.

**EN/UVLO:** Shutdown and Undervoltage Detect Pin. An accurate 1.22V (nominal) falling threshold with externally programmable hysteresis detects when power is okay to enable switching. Rising hysteresis is generated by the external resistor divider and an accurate internal 2.2µA pull-down current. An undervoltage condition resets soft-start. Tie to 0.4V, or less, to disable the device and reduce V<sub>IN</sub> quiescent current below 1µA.

**FBX:** Voltage Regulation Feedback Pin for Positive or Negative Outputs. Connect this pin to a resistor divider between the output and GND. FBX is the input of two error amplifiers—one configured to regulate a positive output; the other, a negative output. Depending upon topology selected, switching causes the output to ramp positive or negative. The appropriate amplifier takes control while the other becomes inactive. Additionally FBX is input for two window comparators that indicate through the PGOOD pin when the output is within 5% of the regulation voltages. FBX also modulates the switching frequency during start-up and fault conditions when FBX is close to GND.

**GATE:** N-Channel FET Gate Driver Output. Switches between INTV $_{\rm CC}$  and GND. Driven to GND when IC is shut down, during thermal lockout or when INTV $_{\rm CC}$  is below undervoltage threshold.

**GND:** Exposed Pad. Solder the exposed pad directly to ground plane.

**INTV**<sub>CC</sub>: Regulated Supply for Internal Loads and Gate Driver. Regulated to 4.75V if powered from DRIVE or regulated to 3.75V if powered from  $V_{IN}$ . The INTV<sub>CC</sub> pin must be bypassed with a minimum of 4.7 $\mu$ F capacitor placed close to the pin.

**PGOOD:** Output Ready Status Pin. An open-collector pull down on  $\overline{PGOOD}$  asserts when INTV<sub>CC</sub> is greater than 2.7V and the FBX voltage is within 5% (80mV if V<sub>FBX</sub> = 1.6V or 40mV if V<sub>FBX</sub> = -0.8V) of the regulation voltage.

**RT:** Switching Frequency Adjustment Pin. Set the frequency using a resistor to GND. Do not leave the RT pin open.

**SENSE**: The Current Sense Input for the Control Loop. Kelvin connect this pin to the positive terminal of the switch current sense resistor in the source of the N-FET. The negative terminal of the current sense resistor should be connected to GND plane close to the IC.

**SS:** Soft-Start Pin. This pin modulates compensation pin voltage (VC) clamp. The soft-start interval is set with an external capacitor. The pin has a  $10\mu$ A (typical) pull-up current source to an internal 2.5V rail. The soft-start pin is reset to GND by an EN/UVLO undervoltage condition, an INTV<sub>CC</sub> undervoltage condition or an internal thermal lockout.

**SYNC:** Frequency Synchronization Pin. Used to synchronize the internal oscillator to an outside clock. If this feature is used, an  $R_T$  resistor should be chosen to program a switching frequency 20% slower than SYNC pulse frequency. Tie the SYNC pin to GND if this feature is not used. This signal is ignored during FB frequency foldback or when INTV<sub>CC</sub> is less than 2.7V.

**VC:** Error Amplifier Compensation Pin. Used to stabilize the voltage loop with an external RC network.

 $V_{IN}$ : Supply Pin for Internal Leads and the  $V_{IN}$  LDO Regulator of INTV<sub>CC</sub>. Must be locally bypassed with a minimum of 1µF capacitor placed close to this pin.



## **BLOCK DIAGRAM**




Figure 1. LT3759 Block Diagram Working as a SEPIC Converter

#### **Main Control Loop**

The LT3759 uses a fixed frequency, current mode control scheme to provide excellent line and load regulation. Operation can be best understood by referring to the Block Diagram in Figure 1.

The start of each oscillator cycle sets the SR latch (SR1) and turns on the external power MOSFET switch M1 through driver G2. The switch current flows through the external current sensing resistor R<sub>SENSE</sub> and generates a voltage proportional to the switch current. This current sense voltage V<sub>ISENSE</sub> (amplified by A5) is added to a stabilizing slope compensation ramp and the resulting sum (SLOPE) is fed into the positive terminal of the PWM comparator A7. When SLOPE exceeds the level at the negative input of A7 (VC pin), SR1 is reset, turning off the power switch. The level at the negative input of A7 is set by the error amplifier A1 (or A2) and is an amplified version of the difference between the feedback voltage (FBX pin) and the reference voltage (1.6V or -0.8V, depending on the configuration). In this manner, the error amplifier sets the correct peak switch current level to keep the output in regulation.

The LT3759 has a switch current limit function. The current sense voltage is input to the current limit comparator A6. If the SENSE pin voltage is higher than the sense current limit threshold  $V_{SENSE(MAX)}$  (50mV, typical), A6 will reset SR1 and turn off M1 immediately.

The LT3759 is capable of generating either positive or negative output voltage with a single FBX pin. It can be configured as a boost or SEPIC converter to generate positive output voltage, or as an inverting converter to generate negative output voltage. When configured as a SEPIC converter, as shown in Figure 1, the FBX pin is pulled up to the internal bias voltage of 1.6V by a voltage divider (R1 and R2) connected from  $V_{OUT}$  to GND. Comparator A2 becomes inactive and comparator A1 performs the inverting amplification from FBX to VC. When the LT3759 is in an inverting configuration, the FBX pin is pulled down to  $-0.8\mathrm{V}$  by a voltage divider connected from  $V_{OUT}$  to GND. Comparator A1 becomes inactive and comparator A2 performs the noninverting amplification from FBX to VC.

The LT3759 has overvoltage protection functions to protect the converter from excessive output voltage overshoot during start-up or recovery from a short-circuit condition.

An overvoltage comparator A11 (with 40mV hysteresis) senses when the FBX pin voltage exceeds the positive regulated voltage (1.6V) by 7.5% and turns off M1. Similarly, an overvoltage comparator A12 (with 20mV hysteresis) senses when the FBX pin voltage exceeds the negative regulated voltage (-0.8V) by 7.5% and turns off M1. Both reset pulses are sent to the main RS latch (SR1) through G6 and G5. The external power MOSFET switch M1 is actively held off for the duration of an output overvoltage condition.

# Programming Turn-On and Turn-Off Thresholds with EN/UVLO Pin

The EN/UVLO pin controls whether the LT3759 is enabled or is in shutdown state. A micropower 1.22V reference, a comparator A10 and controllable current source  $I_{S1}$  allow the user to accurately program the supply voltage at which the IC turns on and off. The falling value can be accurately set by the resistor dividers R3 and R4. When EN/UVLO is above 0.7V, and below the 1.22V threshold, the small pull-down current source  $I_{S1}$  (typical  $2\mu A$ ) is active.

The purpose of this current is to allow the user to program the rising hysteresis. The Block Diagram of the comparator and the external resistors is shown in Figure 1. The typical falling threshold voltage and rising threshold voltage can be calculated by the following equations:

$$V_{VIN(FALLING)} = 1.22 \bullet \frac{(R3 + R4)}{R4}$$

$$V_{\text{VIN}(\text{RISING})} = 2\mu\text{A}\bullet\text{R3} + V_{\text{IN}(\text{FALLING})}$$

For applications where the EN/UVLO pin is only used as a logic input, the EN/UVLO pin can be connected directly to the input voltage  $V_{\text{IN}}$  for always-on operation.

## INTV<sub>CC</sub> Low Dropout Voltage Regulators

The LT3759 features two internal low dropout (LDO) voltage regulators ( $V_{IN}$  LDO and DRIVE LDO) powered from different supplies ( $V_{IN}$  and DRIVE respectively). Both LDO's regulate the internal INTV $_{CC}$  supply which powers the gate driver and the internal loads, as shown in Figure 1. Both regulators are designed so that current does not flow from INTV $_{CC}$  to the LDO input under a reverse bias condition. DRIVE LDO regulates the INTV $_{CC}$  to 4.75V, while  $V_{IN}$  LDO





regulates the INTV<sub>CC</sub> to 3.75V.  $V_{IN}$  LDO is turned off when the INTV<sub>CC</sub> voltage is greater than 3.75V (typical). Both LDO's can be turned off if the INTV<sub>CC</sub> pin is driven by a supply of 4.75V or higher but less than 8V (the INTV<sub>CC</sub> maximum voltage rating is 8V). A table of the LDO supply and output voltage combination is shown in Table 1.

Table 1. LDO's Supply and Output Voltage Combination (Assuming That the LDO Dropout Voltage is 0.15V)

SUPPLY	VOLTAGES	LDO OUTPUT	LDO STATUS
V <sub>IN</sub> DRIVE		INTV <sub>CC</sub>	(Note 7)
$V_{IN} \leq 3.9V$	V <sub>DRIVE</sub> < V <sub>IN</sub>	$V_{IN} - 0.15V$	#1 Is ON
	$V_{DRIVE} = V_{IN}$	$V_{IN} - 0.15V$	#1 #2 are ON
	$V_{IN} < V_{DRIVE} < 4.9V$	$V_{DRIVE} - 0.15V$	#2 Is ON
	$4.9V \le V_{DRIVE} \le 42V$	4.75V	#2 Is ON
$3.9V < V_{IN} \le 42V$	V <sub>DRIVE</sub> < 3.9V	3.75V	#1 Is ON
	V <sub>DRIVE</sub> = 3.9V	3.75V	#1 #2 are ON
	3.9V < V <sub>DRIVE</sub> < 4.9V	$V_{DRIVE} - 0.15V$	#2 Is ON
	$4.9V \le V_{DRIVE} \le 42V$	4.75V	#2 Is ON

Note 7: #1 is V<sub>IN</sub> LDO and #2 is DRIVE LDO

The DRIVE pin provides flexibility to power the gate driver and the internal loads from a supply that is available only when the switcher is enabled and running. If not used, the DRIVE pin should be tied to  $V_{\rm IN}$ .

The INTV<sub>CC</sub> pin must be bypassed to ground immediately adjacent to the INTV<sub>CC</sub> pin with a minimum of  $4.7\mu F$  ceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the MOSFET gate driver.

If a low input voltage operation is expected ( $V_{IN}$  is 3V or less), low threshold MOSFETs should be used. The LT3759 contains an undervoltage lockout comparator A8 for the internal INTV<sub>CC</sub> supply. The INTV<sub>CC</sub> undervoltage (UV) threshold is 1.3V (typical), with 100mV hysteresis, to ensure that the MOSFETs have sufficient gate drive voltage before turning on. The logic circuitry within the LT3759 is also powered from the internal INTV<sub>CC</sub> supply. When INTV<sub>CC</sub> is below the UV threshold, the GATE pin will be forced to GND and the soft-start operation will be triggered.

In an actual application, most of the IC supply current is used to drive the gate capacitance of the power MOSFET. The on-chip power dissipation can be a significant con-

cern when a large power MOSFET is being driven at a high frequency and the  $V_{IN}$  voltage is high. It is important to limit the power dissipation with proper selection of a MOSFET and/or an operating frequency so the LT3759 does not exceed its maximum junction temperature rating. The junction temperature  $T_J$  can be estimated using the following equations:

$$T_J = T_A + P_{IC} \bullet \theta_{JA}$$

 $T_A$  = ambient temperature

 $\theta_{JA}$  = junction-to-ambient thermal resistance

 $P_{IC} = IC$  power consumption =  $V_{IN} \cdot (I_Q + I_{DRIVE})$ 

(Assume the DRIVE pin is connected to V<sub>IN</sub> Supply)

 $I_Q = V_{IN}$  operation  $I_Q = 1.8$ mA

I<sub>DRIVE</sub> = average gate drive current = f • Q<sub>G</sub>

f = switching frequency

Q<sub>G</sub> = power MOSFET total gate charge

The LT3759 uses packages with an exposed pad for enhanced thermal conduction. With proper soldering to the exposed pad on the underside of the package and a full copper plane underneath the device, thermal resistance  $(\theta_{JA})$  will be about 40°C/W for the MSE package.

The LT3759 has an internal INTV $_{CC}$  IDRIVE current limit function to protect the IC from excessive on-chip power dissipation. If IDRIVE reaches the current limit, INTV $_{CC}$  voltage will fall and may trigger the soft-start.

There is a trade-off between the operating frequency and the size of the power MOSFET ( $Q_G$ ) in order to maintain a reliable IC junction temperature. Prior to lowering the operating frequency, however, be sure to check with power MOSFET manufacturers for their most recent low  $Q_G$ , low  $R_{DS(ON)}$  devices. Power MOSFET manufacturing technologies are continually improving, with newer and better performance devices being introduced almost yearly.

#### **Operating Frequency and Synchronization**

The choice of operating frequency may be determined by on-chip power dissipation, otherwise it is a trade-off between efficiency and component size. Low frequency

> LINEAD TECHNOLOGY

operation improves efficiency by reducing gate drive current and MOSFET and diode switching losses. However, lower frequency operation requires a physically larger loop inductor. Switching frequency also has implications for loop compensation. The LT3759 uses a constant-frequency architecture that can be programmed over a 100kHz to 1MHz range with a single external resistor from the RT pin to ground, as shown in Figure 1. The RT pin must have an external resistor to GND for proper operation of the LT3759. A table for selecting the value of  $R_T$  for a given operating frequency is shown in Table 2.

Table 2. Timing Resistor (R<sub>T</sub>) Value

( <sub>1</sub> )		
OSCILLATOR FREQUENCY (kHz)	R <sub>T</sub> (kΩ)	
100	86.6	
200	41.2	
300	27.4	
400	21.0	
500	16.5	
600	13.7	
700	11.5	
800	9.76	
900	8.45	
1000	6.81	
-		

The switching frequency of the LT3759 can be synchronized to the positive edge of an external clock source. By providing a digital clock signal into the SYNC pin, the LT3759 will operate at the SYNC clock frequency. If this feature is used, an  $R_T$  resistor should be chosen to program a switching frequency 20% slower than SYNC pulse frequency. The SYNC pulse should have a minimum pulse width of 200ns. Tie the SYNC pin to GND if this feature is not used.

#### **Duty Cycle Consideration**

Switching duty cycle is a key variable defining converter operation. As such, its limits must be considered. Minimum on-time is the smallest time duration that the LT3759 is capable of turning on the power MOSFET. This time is generally about 170ns (typical) (see Minimum On-Time in the Electrical Characteristics table). In each switching cycle, the LT3759 keeps the power switch off for at least 170ns (typical) (see Minimum Off-Time in the Electrical Characteristics table).

The minimum on-time and minimum off-time and the switching frequency define the minimum and maximum switching duty cycles a converter is able to generate:

Minimum duty cycle = minimum on-time • frequency

Maximum duty cycle = 1 − (minimum off-time • frequency)

### **Programming the Output Voltage**

The output voltage ( $V_{OUT}$ ) is set by a resistor divider, as shown in Figure 1. The positive  $V_{OUT}$  and negative  $V_{OUT}$  are set by the following equations:

$$V_{OUT(POSITIVE)} = 1.6V \cdot \left(1 + \frac{R2}{R1}\right)$$

$$V_{OUT(NEGATIVE)} = -0.8V \cdot \left(1 + \frac{R2}{R1}\right)$$

The resistors R1 and R2 are typically chosen so that the error caused by the current flowing into the FBX pin during normal operation is less than 1% (this translates to a maximum value of R1 at about 158k).

#### Soft-Start

The LT3759 contains several features to limit peak switch currents and output voltage ( $V_{OUT}$ ) overshoot during start-up or recovery from a fault condition. The primary purpose of these features is to prevent damage to external components or the load.

High peak switch currents during start-up may occur in switching regulators. Since  $V_{OUT}$  is far from its final value, the feedback loop is saturated and the regulator tries to charge the output capacitor as quickly as possible, resulting in large peak currents. A large surge current may cause inductor saturation or power switch failure.

LT3759 addresses this mechanism with the SS pin. As shown in Figure 1, the SS pin reduces the power MOSFET current by pulling down the VC pin through Q2. In this way the SS allows the output capacitor to charge gradually toward its final value while limiting the start-up peak currents.



Besides start-up, soft-start can also be triggered by INTV<sub>CC</sub> undervoltage lockout and/or thermal lockout, which causes the LT3759 to stop switching immediately. The SS pin will be discharged by Q3. When all faults are cleared and the SS pin has been discharged below 0.2V, a  $10\mu$ A current source  $I_{S2}$  starts charging the SS pin, initiating a soft-start operation.

The soft-start interval is set by the soft-start capacitor selection according to the equation:

$$T_{SS} = C_{SS} \bullet \frac{1.25V}{10\mu A}$$

### **FBX Frequency Foldback**

When  $V_{OUT}$  is very low during start-up or a short-circuit fault on the output, the switching regulator must operate at low duty cycles to maintain the power switch current within the current limit range, since the inductor current decay rate is very low during switch off time. The minimum on-time limitation may prevent the switcher from attaining a sufficiently low duty cycle at the programmed switching frequency. So, the switch current will keep increasing through each switch cycle, exceeding the programmed current limit. To prevent the switch peak currents from exceeding the programmed value, the LT3759 contains a frequency foldback function to reduce the switching frequency when the FBX voltage is low (see the Normalized Switching Frequency vs FBX graph in the Typical Performance Characteristics section).

Some frequency foldback waveforms are shown in the Typical Applications section. The frequency foldback function prevents  $I_L$  from exceeding the programmed limits because of the minimum on-time.

During frequency foldback, external clock synchronization is disabled to allow the frequency reducing operation to function properly.

#### **Thermal Lockout**

If the LT3759 die temperature reaches 165°C (typical), the part will go into thermal lockout. The power switch will be turned off. A soft-start operation will be triggered. The part will be enabled again when the die temperature has dropped by 5°C (nominal).

#### **Loop Compensation**

Loop compensation determines the stability and transient performance. The LT3759 uses current mode control to regulate the output which simplifies loop compensation. The optimum values depend on the converter topology, the component values and the operating conditions (including the input voltage, load current, etc.). To compensate the feedback loop of the LT3759, a series resistor-capacitor network is usually connected from the VC pin to GND. Figure 1 shows the typical VC compensation network. For most applications, the capacitor should be in the range of 470pF to 22nF, and the resistor should be in the range of 5k to 50k. A small capacitor is often connected in parallel with the RC compensation network to attenuate the VC voltage ripple induced from the output voltage ripple through the internal error amplifier. The parallel capacitor usually ranges in value from 10pF to 100pF. A practical approach to design the compensation network is to start with one of the circuits in this data sheet that is similar to your application, and tune the compensation network to optimize the performance. Stability should then be checked across all operating conditions, including load current, input voltage and temperature.

#### **SENSE Pin Programming**

For control and protection, the LT3759 measures the power MOSFET current by using a sense resistor ( $R_{SENSE}$ ) between GND and the MOSFET source. Figure 2 shows a typical wave-form of the sense voltage ( $V_{SENSE}$ ) across the sense resistor. It is important to use Kelvin traces between the SENSE pin and  $R_{SENSE}$ , and to place the IC GND as close as possible to the GND terminal of the  $R_{SENSE}$  for proper operation.




Figure 2. The Sense Voltage During a Switching Cycle

LINEAD TECHNOLOGY

Due to the current limit function of the SENSE pin,  $R_{SENSE}$  should be selected to guarantee that the peak current sense voltage  $V_{SENSE(PEAK)}$  during steady state normal operation is lower than the SENSE current limit threshold (see the Electrical Characteristics table). Given a 20% margin,  $V_{SENSE(PEAK)}$  is set to be 40mV. Then, the maximum switch ripple current percentage can be calculated using the following equation:

$$\chi = \frac{\Delta V_{SENSE}}{40mV - 0.5 \bullet \Delta V_{SENSE}}$$

 $\chi$  is used in subsequent design examples to calculate inductor value.  $\Delta V_{SENSE}$  is the ripple voltage across  $R_{SENSE}$ .

The LT3759 has internal slope compensation to stabilize the control loop against sub-harmonic oscillation. When the LT3759 operates at a high duty cycle in continuous conduction mode, the SENSE voltage ripple  $\Delta V_{SENSE}$  (refer to Figure 2) needs to be limited to ensure the internal slope compensation is sufficient to stabilize the control loop. Figure 3 shows the maximum allowed  $\Delta V_{SENSE}$  over the duty cycle. It is recommended to check and ensure  $\Delta V_{SENSE}$  is below the curve at the highest duty cycle.




Figure 3. The Maximum Allowed SENSE Voltage Ripple vs Duty Cycle

The LT3759 switching controller incorporates 100ns timing interval to blank the ringing on the current sense signal immediately after M1 is turned on. This ringing is caused by the parasitic inductance and capacitance of the PCB

trace, the sense resistor, the diode, and the MOSFET. The 100ns timing interval is adequate for most of the LT3759 applications. In the applications that have very large and long ringing on the current sense signal, a small RC filter can be added to filter out the excess ringing. Figure 4 shows the RC filter on SENSE pin. It is usually sufficient to choose  $22\Omega$  for R<sub>FLT</sub> and 2.2nF to 10nF for C<sub>FLT</sub>. Keep R<sub>FLT's</sub> resistance low. Remember that there is  $50\mu$ A (typical) flowing out of the SENSE pin. Adding R<sub>FLT</sub> will affect the SENSE current limit threshold:

$$V_{SENSE\_ILIM} = 50 \text{mV} - 50 \mu \text{A} \cdot R_{FLT}$$




Figure 4. The RC Filter on SENSE pin

#### **APPLICATION CIRCUITS**

The LT3759 can be configured as different topologies. The design procedure for component selection differs somewhat between these topologies. The first topology to be analyzed will be the boost converter, followed by the flyback SEPIC and inverting converters.

#### **Boost Converter: Switch Duty Cycle and Frequency**

The LT3759 can be configured as a boost converter for the applications where the converter output voltage is higher than the input voltage. Remember that boost converters are not short-circuit protected. Under a shorted output condition, the inductor current is limited only by the input supply capability. For applications requiring a step-up converter that is short-circuit protected, please refer to the Applications Information section covering SEPIC converters.



The selection of switching frequency is the starting point. The maximum frequency that can be used is based on the maximum duty cycle. The conversion ratio as a function of duty cycle is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1-D}$$

in continuous conduction mode (CCM). The equations that follow assume CCM operation.

For a boost converter operating in CCM, the duty cycle of the main switch can be calculated based on the output voltage ( $V_{OUT}$ ) and the input voltage ( $V_{IN}$ ). The maximum duty cycle ( $D_{MAX}$ ) occurs when the converter has the minimum input voltage:

$$D_{MAX} = \frac{V_{OUT} - V_{IN(MIN)}}{V_{OUT}}$$

The alternative to CCM, discontinuous conduction mode (DCM) is not limited by duty cycle to provide high conversion ratios at a given frequency. The price one pays is reduced efficiency and substantially higher switching current.

#### **Boost Converter: Inductor and Sense Resistor Selection**

For the boost topology, the maximum average inductor current is:

$$I_{L(MAX)} = I_{O(MAX)} \bullet \frac{1}{1 - D_{MAX}}$$

Then, the ripple current can be calculated by:

$$\Delta I_L = \chi \bullet I_{L(MAX)} = \chi \bullet I_{O(MAX)} \bullet \frac{1}{1 - D_{MAX}}$$

The constant  $\chi$  in the preceding equation represents the percentage peak-to-peak ripple current in the inductor, relative to  $I_{L(MAX)}$ .

The inductor ripple current has a direct effect on the choice of inductor value. Choosing smaller values of  $\Delta I_{\perp}$  requires large inductances and reduces the current loop gain (the

converter will approach voltage mode). Accepting larger values of  $\Delta I_L$  provides fast transient response and allows the use of low inductances, but results in higher input current ripple and greater core losses. It is recommended that  $\chi$  falls within the range of 0.2 to 0.6.

The peak and RMS inductor current are:

$$I_{L(PEAK)} = I_{L(MAX)} \cdot \left(1 + \frac{\chi}{2}\right)$$

$$I_{L(RMS)} = I_{L(MAX)} \bullet \sqrt{1 + \frac{\chi^2}{12}}$$

The inductor used with the LT3759 should have a saturation current rating appropriate to the maximum switch current selected with the R<sub>SENSE</sub> resistor. Choose an inductor value based on operating frequency, input and output voltage to provide a current mode ramp on SENSE during the switch on-time of approximately 10mV magnitude. The following equation is useful to estimate the inductor value for continuous conduction mode operation:

$$L = \frac{R_{SENSE} \bullet V_{IN(MIN)}}{0.01V \bullet f_{OSC}} \bullet D_{MAX}$$

Set the sense voltage at  $I_{L(PEAK)}$  to be the minimum of the SENSE current limit threshold with a 20% margin. The sense resistor value can then be calculated to be:

$$R_{SENSE} = \frac{40 \text{mV}}{I_{L(PEAK)}}$$

#### **Boost Converter: Power MOSFET Selection**

Important parameters for the power MOSFET include the drain-source voltage rating ( $V_{DS}$ ), the threshold voltage ( $V_{GS(TH)}$ ), the on-resistance ( $R_{DS(ON)}$ ), the gate to source and gate to drain charges ( $Q_{GS}$  and  $Q_{GD}$ ), the maximum drain current ( $I_{D(MAX)}$ ) and the MOSFET's thermal resistances ( $R_{\theta JC}$  and  $R_{\theta JA}$ ).

The power MOSFET will see full output voltage, plus a diode forward voltage, and any additional ringing across its drain-to-source during its off-time. It is recommended

LINEAR TECHNOLOGY

to choose a MOSFET whose  $BV_{DSS}$  is higher than  $V_{OUT}$  by a safety margin (a 10V safety margin is usually sufficient).

The power dissipated by the MOSFET in a boost converter is:

$$P_{FET} = I_{L(MAX)}^2 \bullet R_{DS(ON)} \bullet D_{MAX}$$

$$+V^2_{OUT} \bullet I_{L(MAX)} \bullet C_{RSS} \bullet \frac{f}{1A}$$

The first term in the preceding equation represents the conduction losses in the devices, and the second term, the switching loss. C<sub>RSS</sub> is the reverse transfer capacitance, which is usually specified in the MOSFET characteristics.

For maximum efficiency,  $R_{DS(ON)}$  and  $C_{RSS}$  should be minimized. From a known power dissipated in the power MOSFET, its junction temperature can be obtained using the following equation:

$$T_{J} = T_{A} \bullet P_{FET} \bullet \theta_{JA}$$
$$= T_{A} + P_{FFT} \bullet (\theta_{JC} + \theta_{CA})$$

 $T_J$  must not exceed the MOSFET maximum junction temperature rating. It is recommended to measure the MOSFET temperature in steady state to ensure that absolute maximum ratings are not exceeded.

## **Boost Converter: Output Diode Selection**

To maximize efficiency, a fast switching diode with low forward drop and low reverse leakage is desirable. The peak reverse voltage that the diode must withstand is equal to the regulator output voltage plus any additional ringing across its anode-to-cathode during the on-time. The average forward current in normal operation is equal to the output current, and the peak current is equal to:

$$I_{D(PEAK)} = I_{L(PEAK)} = \left(1 + \frac{\chi}{2}\right) \bullet I_{L(MAX)}$$

It is recommended that the peak repetitive reverse voltage rating  $V_{RRM}$  is higher than  $V_{OUT}$  by a safety margin (a 10V safety margin is usually sufficient).

The power dissipated by the diode is:

$$P_D = I_{O(MAX)} \bullet V_D$$

and the diode junction temperature is:

$$T_J = T_A \cdot P_D \cdot R_{\theta JA}$$

The  $R_{\theta JA}$  to be used in this equation normally includes the  $R_{\theta JC}$  for the device plus the thermal resistance from the board to the ambient temperature in the enclosure.  $T_J$  must not exceed the diode maximum junction temperature rating.

#### **Boost Converter: Output Capacitor Selection**

Contributions of ESR (equivalent series resistance), ESL (equivalent series inductance) and the bulk capacitance must be considered when choosing the correct output capacitors for a given output ripple voltage. The effect of these three parameters (ESR, ESL and bulk C) on the output voltage ripple waveform for a typical boost converter is illustrated in Figure 5.

The choice of component(s) begins with the maximum




Figure 5. The Output Ripple Waveform of a Boost Converter

acceptable ripple voltage (expressed as a percentage of the output voltage), and how this ripple should be divided between the ESR step  $\Delta V_{ESR}$  and charging/discharging  $\Delta V_{COUT}$ . For the purpose of simplicity, we will choose 2% for the maximum output ripple, to be divided equally between  $\Delta V_{ESR}$  and  $\Delta V_{COUT}$ . This percentage ripple will

change, depending on the requirements of the application, and the following equations can easily be modified. For a 1% contribution to the total ripple voltage, the ESR of the output capacitor can be determined using the following equation:

$$ESR_{COUT} \le \frac{0.01 \cdot V_{OUT}}{I_{D(PEAK)}}$$

For the bulk C component, which also contributes 1% to the total ripple:

$$C_{OUT} \ge \frac{I_{O(MAX)}}{0.01 \cdot V_{OUT} \cdot f}$$

The output capacitor in a boost regulator experiences high RMS ripple currents, as shown in Figure 5. The RMS ripple current rating of the output capacitor can be determined using the following equation:

$$I_{RMS(COUT)} \ge I_{O(MAX)} \cdot \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}}$$

Multiple capacitors are often paralleled to meet ESR requirements. Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering and has the required RMS current rating. Additional ceramic capacitors in parallel are commonly used to reduce the effect of parasitic inductance in the output capacitor, which reduces high frequency switching noise on the converter output.

#### **Boost Converter: Input Capacitor Selection**

The input capacitor of a boost converter is less critical than the output capacitor, due to the fact that the inductor is in series with the input, and the input current waveform is continuous. The input voltage source impedance determines the size of the input capacitor, which is typically in the range of  $10\mu F$  to  $100\mu F$ . A low ESR capacitor is recommended, although it is not as critical as for the output capacitor.

The RMS input capacitor ripple current for a boost converter is:

$$I_{RMS(CIN)} = 0.3 \cdot \Delta I_{L}$$

#### FLYBACK CONVERTER APPLICATIONS

The LT3759 can be configured as a flyback converter for the applications where the converters have multiple outputs, high output voltages or isolated outputs. Figure 6 shows a simplified flyback converter.

The flyback converter has a very low parts count for multiple outputs, and with prudent selection of turns ratio, can have high output/input voltage conversion ratios with a desirable duty cycle. However, it has low efficiency due to the high peak currents, high peak voltages and consequent power loss. The flyback converter is commonly used for an output power of less than 50W.

The flyback converter can be designed to operate either in continuous or discontinuous mode. Compared to continuous mode, discontinuous mode has the advantage of smaller transformer inductances and easy loop compensation, and the disadvantage of higher peak-to-average current and lower efficiency. In the high output voltage applications, the flyback converters can be designed to operate in discontinuous mode to avoid using large transformers.




Figure 6. A Simplified Flyback Converter

LINEAR TECHNOLOGY

## Flyback Converter: Switch Duty Cycle and Turns Ratio

The flyback converter conversion ratio in the continuous mode operation is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{N_S}{N_P} \bullet \frac{D}{1 - D}$$

where  $N_S/N_P$  is the second to primary turns ratio.

Figure 7 shows the waveforms of the flyback converter in discontinuous mode operation. During each switching period  $T_S$ , three subintervals occur:  $DT_S$ ,  $D2T_S$ ,  $D3T_S$ . During  $DT_S$ , M is on, and D is reverse-biased. During  $D2T_S$ , M is off, and  $L_S$  is conducting current. Both  $L_P$  and  $L_S$  currents are zero during  $D3T_S$ .

The flyback converter conversion ratio in the discontinuous mode operation is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{N_S}{N_P} \bullet \frac{D}{D2}$$




Figure 7. Waveforms of the Flyback Converter in Discontinuous Mode Operation

According to the preceding equations, the user has relative freedom in selecting the switch duty cycle or turns ratio to suit a given application. The selections of the duty cycle and the turns ratio are somewhat iterative processes, due to the number of variables involved. The user can choose either a duty cycle or a turns ratio as the start point. The following trade-offs should be considered when selecting the switch duty cycle or turns ratio, to optimize the converter performance. A higher duty cycle affects the flyback converter in the following aspects:

- Lower MOSFET RMS current I<sub>SW(RMS)</sub>, but higher MOSFET V<sub>DS</sub> peak voltage
- Lower diode peak reverse voltage, but higher diode RMS current I<sub>D(RMS)</sub>
- Higher transformer turns ratio (N<sub>P</sub>/N<sub>S</sub>)

The choice.

$$\frac{D}{D+D2} = \frac{1}{3}$$

(for discontinuous mode operation with a given D3) gives the power MOSFET the lowest power stress (the product of RMS current and peak voltage). However, in the high output voltage applications, a higher duty cycle may be adopted to limit the large peak reverse voltage of the diode. The choice,

$$\frac{D}{D+D2} = \frac{2}{3}$$

(for discontinuous mode operation with a given D3) gives the diode the lowest power stress (the product of RMS current and peak voltage). An extreme high or low duty cycle results in high power stress on the MOSFET or diode, and reduces efficiency. It is recommended to choose a duty cycle, D, between 20% and 80%.

## Flyback Converter: Transformer Design for Discontinuous Mode Operation

The transformer design for discontinuous mode of operation is chosen as presented here. According to Figure 7, the minimum D3 (D3 $_{MIN}$ ) occurs when the converter has the minimum V $_{IN}$  and the maximum output power (P $_{OUT}$ ). Choose D3 $_{MIN}$  to be equal to or higher than 10% to guarantee the converter is always in discontinuous mode operation (choosing higher D3 allows the use of low inductances, but results in a higher switch peak current).

The user can choose a  $D_{MAX}$  as the start point. Then, the maximum average primary currents can be calculated by the following equation:

$$I_{LP(MAX)} = I_{SW(MAX)} = \frac{P_{OUT(MAX)}}{D_{MAX} \cdot V_{IN(MIN)} \cdot \eta}$$

where  $\eta$  is the converter efficiency.

If the flyback converter has multiple outputs,  $P_{OUT(MAX)}$  is the sum of all the output power.

The maximum average secondary current is:

$$I_{LS(MAX)} = I_{D(MAX)} = \frac{I_{OUT(MAX)}}{D2}$$

where:

$$D2 = 1 - D_{MAX} - D3$$

the primary and secondary RMS currents are:

$$I_{LP(RMS)} = 2 \bullet I_{LP(MAX)} \bullet \sqrt{\frac{D_{MAX}}{3}}$$

$$I_{LS(RMS)} = 2 \bullet I_{LS(MAX)} \bullet \sqrt{\frac{D2}{3}}$$

According to Figure 7, the primary and secondary peak currents are:

$$I_{LP(PEAK)} = I_{SW(PEAK)} = 2 \bullet I_{LP(MAX)}$$

$$I_{LS(PEAK)} = I_{D(PEAK)} = 2 \cdot I_{LS(MAX)}$$

The primary and second inductor values of the flyback converter transformer can be determined using the following equations:

$$L_{P} = \frac{D^{2}_{MAX} \cdot V^{2}_{IN(MIN)} \cdot \eta}{2 \cdot P_{OUT(MAX)} \cdot f_{OSC}}$$

$$L_{S} = \frac{D2^{2} \cdot (V_{OUT} + V_{D})}{2 \cdot I_{OUT}(MAX)} \cdot f_{OSC}$$

The primary to second turns ratio is:

$$\frac{N_P}{N_S} = \sqrt{\frac{L_P}{L_S}}$$

## Flyback Converter: Snubber Design

Transformer leakage inductance (on either the primary or secondary) causes a voltage spike to occur after the MOS-FET turn-off. This is increasingly prominent at higher load currents, where more stored energy must be dissipated. In some cases a snubber circuit will be required to avoid overvoltage breakdown at the MOSFET's drain node. There are different snubber circuits, and Application Note 19 is a good reference on snubber design. An RCD snubber is shown in Figure 6.

The snubber resistor value  $(R_{SN})$  can be calculated by the following equation:

$$R_{SN} = 2 \bullet \frac{V_{SN}^2 - V_{SN} \bullet V_{OUT} \bullet \frac{N_P}{N_S}}{I_{SW(PEAK)}^2 \bullet L_{LK} \bullet f_{OSC}}$$

where  $V_{SN}$  is the snubber capacitor voltage. A smaller  $V_{SN}$  results in a larger snubber loss. A reasonable  $V_{SN}$  is 2 to 2.5 times of:

$$\frac{V_{OUT} \cdot N_P}{N_S}$$



 $L_{LK}$  is the leakage inductance of the primary winding, which is usually specified in the transformer characteristics.  $L_{LK}$  can be obtained by measuring the primary inductance with the secondary windings shorted. The snubber capacitor value ( $C_{CN}$ ) can be determined using the following equation:

$$C_{CN} = \frac{V_{SN}}{\Delta V_{SN} \bullet R_{CN} \bullet f_{OSC}}$$

where  $\Delta V_{SN}$  is the voltage ripple across  $C_{CN}$ . A reasonable  $\Delta V_{SN}$  is 5% to 10% of  $V_{SN}$ . The reverse voltage rating of  $D_{SN}$  should be higher than the sum of  $V_{SN}$  and  $V_{IN(MAX)}$ .

### Flyback Converter: Sense Resistor Selection

In a flyback converter, when the power switch is turned on, the current flowing through the sense resistor ( $I_{SENSE}$ ) is:

$$I_{SENSE} = I_{LP}$$

Set the sense voltage at  $I_{LP(PEAK)}$  to be the minimum of the SENSE current limit threshold with a 20% margin. The sense resistor value can then be calculated to be:

$$R_{SENSE} = \frac{40mV}{I_{LP(PEAK)}}$$

## Flyback Converter: Power MOSFET Selection

For the flyback configuration, the MOSFET is selected with a  $V_{DC}$  rating high enough to handle the maximum  $V_{IN}$ , the reflected secondary voltage and the voltage spike due to the leakage inductance. Approximate the required MOSFET  $V_{DC}$  rating using:

$$BV_{DSS} > V_{DS(PEAK)}$$

where:

$$V_{DS(PEAK)} = V_{IN(MAX)} + V_{SN}$$

The power dissipated by the MOSFET in a flyback converter is:

$$P_{\text{FET}} = I_{\text{M(RMS)}}^{2} \bullet R_{\text{DS(ON)}} + 2 \bullet V_{\text{DS(PEAK)}}^{2} \bullet I_{\text{L(MAX)}} \bullet C_{\text{RSS}} \bullet f_{\text{OSC}}/1A$$

The first term in this equation represents the conduction losses in the device, and the second term, the switching loss.  $C_{RSS}$  is the reverse transfer capacitance, which is usually specified in the MOSFET characteristics.

From a known power dissipated in the power MOSFET, its junction temperature can be obtained using the following equation:

$$T_J = T_A + P_{FET} \cdot \theta_{JA} = T_A + P_{FET} \cdot (\theta_{JC} + \theta_{CA})$$

T<sub>J</sub> must not exceed the MOSFET maximum junction temperature rating. It is recommended to measure the MOSFET temperature in steady state to ensure that absolute maximum ratings are not exceeded.

### Flyback Converter: Output Diode Selection

The output diode in a flyback converter is subject to large RMS current and peak reverse voltage stresses. A fast switching diode with a low forward drop and a low reverse leakage is desired. Schottky diodes are recommended if the output voltage is below 100V.

Approximate the required peak repetitive reverse voltage rating  $V_{RBM}$  using:

$$V_{RRM} > \frac{N_S}{N_P} \cdot V_{IN(MAX)} + V_{OUT}$$

The power dissipated by the diode is:

$$P_D = I_{O(MAX)} \cdot V_D$$

and the diode junction temperature is:

$$T_J = T_A + P_D \bullet R_{\theta JA}$$

The  $R_{\theta JA}$  to be used in this equation normally includes the  $R_{\theta JC}$  for the device, plus the thermal resistance from the board to the ambient temperature in the enclosure.  $T_J$  must not exceed the diode maximum junction temperature rating.

## Flyback Converter: Output Capacitor Selection

The output capacitor of the flyback converter has a similar operation condition as that of the boost converter. Refer to the Boost Converter: Output Capacitor Selection section for the calculation of  $C_{OUT}$  and  $ESR_{COUT}$ .



The RMS ripple current rating of the output capacitors in discontinuous operation can be determined using the following equation:

$$I_{\text{RMS(COUT),DISCONTINUOUS}} \ge I_{\text{O(MAX)}} \cdot \sqrt{\frac{4 - (3 \cdot D2)}{3 \cdot D2}}$$

## Flyback Converter: Input Capacitor Selection

The input capacitor in a flyback converter is subject to a large RMS current due to the discontinuous primary current. To prevent large voltage transients, use a low ESR input capacitor sized for the maximum RMS current. The RMS ripple current rating of the input capacitors in discontinuous operation can be determined using the following equation:

$$I_{RMS(CIN),DISCONTINUOUS} \ge \frac{P_{OUT(MAX)}}{V_{IN(MIN)} \cdot \eta} \cdot \sqrt{\frac{4 - (3 \cdot D_{MAX})}{3 \cdot D_{MAX}}}$$

#### **SEPIC CONVERTER APPLICATIONS**

The LT3759 can be configured as a SEPIC (single-ended primary inductance converter), as shown in Figure 1. This topology allows for the input to be higher, equal, or lower than the desired output voltage. The conversion ratio as a function of duty cycle is:

$$\frac{V_{OUT} + V_D}{V_{IN}} = \frac{D}{1 - D}$$

In continuous conduction mode (CCM).

In a SEPIC converter, no DC path exists between the input and output. This is an advantage over the boost converter for applications requiring the output to be disconnected from the input source when the circuit is in shutdown.

## **SEPIC Converter: Switch Duty Cycle and Frequency**

For a SEPIC converter operating in CCM, the duty cycle of the main switch can be calculated based on the output voltage ( $V_{OUT}$ ), the input voltage ( $V_{IN}$ ) and diode forward voltage ( $V_{D}$ ).

The maximum duty cycle ( $D_{MAX}$ ) occurs when the converter has the minimum input voltage:

$$D_{MAX} = \frac{V_{OUT} + V_{D}}{V_{IN(MIN)} + V_{OUT} + V_{D}}$$

# SEPIC Converter: Inductor and Sense Resistor Selection

As shown in Figure 1, the SEPIC converter contains two inductors: L1 and L2. L1 and L2 can be independent, but can also be wound on the same core, since identical voltages are applied to L1 and L2 throughout the switching cycle.

For the SEPIC topology, the current through L1 is the converter input current. Based on the fact that, ideally, the output power is equal to the input power, the maximum average inductor currents of L1 and L2 are:

$$I_{L1(MAX)} = I_{IN(MAX)} = I_{O(MAX)} \frac{D_{MAX}}{1 - D_{MAX}}$$

$$I_{L2(MAX)} = I_{O(MAX)}$$

In a SEPIC converter, the switch current is equal to  $I_{L1} + I_{L2}$  when the power switch is on, therefore, the maximum average switch current is defined as:

$$I_{SW(MAX)} = I_{L1(MAX)} + I_{L2(MAX)}$$

$$=I_{0(MAX)} \bullet \frac{1}{1-D_{MAX}}$$

and the peak switch current is:

$$I_{SW(PEAK)} = \left(1 + \frac{\chi}{2}\right) \bullet I_{O(MAX)} \bullet \frac{1}{1 - D_{MAX}}$$

The constant  $\chi$  in the preceding equations represents the percentage peak-to-peak ripple current in the switch, relative to  $I_{SW(MAX)}$ , as shown in Figure 8. Then, the switch ripple current  $\Delta I_{SW}$  can be calculated by:

$$\Delta I_{SW} = \chi \bullet I_{SW(MAX)}$$



The inductor ripple currents  $\Delta I_{1,1}$  and  $\Delta I_{1,2}$  are identical:

$$\Delta I_{1,1} = \Delta I_{1,2} = 0.5 \cdot \Delta I_{SW}$$




Figure 8. The Switch Current Waveform of a SEPIC Converter

The inductor ripple current has a direct effect on the choice of the inductor value. Choosing smaller values of  $\Delta I_L$  requires large inductances and reduces the current loop gain (the converter will approach voltage mode). Accepting larger values of  $\Delta I_L$  allows the use of low inductances, but results in higher input current ripple and greater core losses. It is recommended that  $\chi$  falls in the range of 0.2 to 0.4.

Choose an inductor value based on operating frequency, input and output voltage to provide a current mode ramp on SENSE during the switch on-time of approximately 10mV magnitude. The inductor value (L1 and L2 are independent) of the SEPIC converter can be determined using the following equation:

$$\begin{aligned} &L1 = L2 = \frac{V_{IN(MIN)}}{0.5 \cdot \Delta I_{SW} \cdot f_{OSC}} \cdot D_{MAX} \\ &= \frac{R_{SENSE} \cdot V_{IN(MIN)}}{0.5 \cdot 0.01V \cdot f_{OSC}} \cdot D_{MAX} \end{aligned}$$

For most SEPIC applications, the equal inductor values will fall in the range of  $1\mu H$  to  $100\mu H$ .

By making L1 = L2, and winding them on the same core, the value of inductance in the preceding equation is replaced by 2L, due to mutual inductance:

$$\begin{split} L &= \frac{V_{\text{IN(MIN)}}}{\Delta I_{\text{SW}} \bullet f_{\text{OSC}}} \bullet D_{\text{MAX}} \\ &= \frac{R_{\text{SENSE}} \bullet V_{\text{IN(MIN)}}}{0.01V \bullet f_{\text{OSC}}} \bullet D_{\text{MAX}} \end{split}$$

In a SEPIC converter, when the power switch is turned on, the current flowing through the sense resistor ( $I_{SENSE}$ ) is the switch current.

Set the sense voltage at I<sub>SENSE(PEAK)</sub> to be minimum of the SENSE current limit threshold with a 20% margin. The sense resistor value can then be calculated to be:

$$R_{SENSE} = \frac{40mV}{I_{SW(PEAK)}}$$

#### **SEPIC Converter: Power MOSFET Selection**

For the SEPIC configuration, choose a MOSFET with a  $V_{DC}$  rating higher than the sum of the output voltage and input voltage by a safety margin (a 10V safety margin is usually sufficient).

The power dissipated by the MOSFET in a SEPIC converter is:

$$\begin{split} &P_{\text{FET}} = I^2_{\text{SW}(\text{MAX})} \bullet R_{\text{DS}(\text{ON})} \bullet D_{\text{MAX}} \\ &+ (V_{\text{IN}(\text{MIN})} + V_{\text{OUT}})^2 \bullet I_{\text{SW}(\text{MAX})} \\ &\bullet C_{\text{RSS}} \bullet \frac{f_{\text{OSC}}}{1A} \end{split}$$

The first term in this equation represents the conduction losses in the device, and the second term, the switching loss.  $C_{RSS}$  is the reverse transfer capacitance, which is usually specified in the MOSFET characteristics.



For maximum efficiency,  $R_{DS(0N)}$  and  $C_{RSS}$  should be minimized. From a known power dissipated in the power MOSFET, its junction temperature can be obtained using the following equation:

$$T_{J} = T_{A} + P_{FET} \bullet \theta_{JA}$$
$$= T_{A} + P_{FET} \bullet (\theta_{JC} + \theta_{CA})$$

T<sub>J</sub> must not exceed the MOSFET maximum junction temperature rating. It is recommended to measure the MOSFET temperature in steady state to ensure that absolute maximum ratings are not exceeded.

## **SEPIC Converter: Output Diode Selection**

To maximize efficiency, a fast switching diode with a low forward drop and low reverse leakage is desirable. The average forward current in normal operation is equal to the output current, and the peak current is equal to:

$$I_{D(PEAK)} = \left(1 + \frac{\chi}{2}\right) \bullet I_{O(MAX)} \bullet \frac{1}{1 - D_{MAX}}$$

It is recommended that the peak repetitive reverse voltage rating  $V_{RRM}$  is higher than  $V_{OUT}$  +  $V_{IN(MAX)}$  by a safety margin (a 10V safety margin is usually sufficient).

The power dissipated by the diode is:

$$P_D = I_{O(MAX)} \bullet V_D$$

and the diode junction temperature is:

$$T_J = T_A + P_D \bullet R_{\Theta JA}$$

The  $R_{\theta JA}$  used in this equation normally includes the  $R_{\theta JC}$  for the device, plus the thermal resistance from the board, to the ambient temperature in the enclosure.  $T_J$  must not exceed the diode maximum junction temperature rating.

## SEPIC Converter: Output and Input Capacitor Selection

The selections of the output and input capacitors of the SEPIC converter are similar to those of the boost converter. Please refer to the Boost Converter, Output Capacitor Selection and Boost Converter, Input Capacitor Selection sections.

### **SEPIC Converter: Selecting the DC Coupling Capacitor**

The DC voltage rating of the DC coupling capacitor ( $C_{DC}$ , as shown in Figure 1) should be rated for the maximum input voltage:

$$C_{DC} \ge V_{IN(MAX)}$$

 $C_{DC}$  has nearly a rectangular current waveform. During the switch off-time, the current through  $C_{DC}$  is  $I_{IN}$ , while approximately  $-I_0$  flows during the on-time. The RMS rating of the coupling capacitor is determined by the following equation:

$$I_{RMS(CDC)} \ge I_{O(MAX)} \bullet \sqrt{\frac{V_{OUT} + V_{D}}{V_{IN(MIN)}}}$$

A low ESR and ESL, X5R or X7R ceramic capacitor works well for  $C_{DC}$ .

#### **INVERTING CONVERTER APPLICATIONS**

The LT3759 can be configured as a dual-inductor inverting topology, as shown in Figure 9. The  $V_{OUT}$  to  $V_{IN}$  ratio is:

$$\frac{V_{OUT} - V_D}{V_{IN}} = \frac{D}{1 - D}$$

In continuous conduction mode (CCM).




Figure 9. A Simplified Inverting Converter

LINEAR TECHNOLOGY

## **Inverting Converter: Switch Duty Cycle and Frequency**

For an inverting converter operating in CCM, the duty cycle of the main switch can be calculated based on the negative output voltage ( $V_{OUT}$ ) and the input voltage ( $V_{IN}$ ).

The maximum duty cycle ( $D_{MAX}$ ) occurs when the converter has the minimum input voltage:

$$D_{MAX} = \frac{V_{OUT} - V_{D}}{V_{OUT} - V_{D} - V_{IN(MIN)}}$$

# Inverting Converter: Inductor, Sense Resistor, Power MOSFET, Output Diode and Input Capacitor Selections

The selections of the inductor, sense resistor, power MOSFET, output diode and input capacitor of an inverting converter are similar to those of the SEPIC converter. Please refer to the corresponding SEPIC converter sections.

### **Inverting Converter: Output Capacitor Selection**

The inverting converter requires much smaller output capacitors than those of the boost and SEPIC converters for similar output ripples. This is due to the fact that, in the inverting converter, the inductor L2 is in series with the output, and the ripple current flowing through the output capacitors are continuous. The output ripple voltage is produced by the ripple current of L2 flowing through the ESR and bulk capacitance of the output capacitor:

$$\Delta V_{OUT(P-P)} = \Delta I_{L2} \bullet \left( ESR_{COUT} + \frac{1}{8 \cdot f_{OSC} \cdot C_{OUT}} \right)$$

After specifying the maximum output ripple, the user can select the output capacitors according to the preceding equation.

The ESR can be minimized by using high quality X5R or X7R dielectric ceramic capacitors. In many applications, ceramic capacitors are sufficient to limit the output voltage ripple.

The RMS ripple current rating of the output capacitor needs to be greater than:

$$I_{RMS(COUT)} > 0.3 \cdot \Delta I_{L2}$$

# Inverting Converter: Selecting the DC Coupling Capacitor

The DC voltage rating of the DC coupling capacitor ( $C_{DC}$ , as shown in Figure 9) should be larger than the maximum input voltage minus the output voltage (negative voltage):

$$V_{CDC} > V_{IN(MAX)} - V_{OUT}$$

 $C_{DC}$  has nearly a rectangular current waveform. During the switch off-time, the current through  $C_{DC}$  is  $I_{IN}$ , while approximately  $-I_0$  flows during the on-time. The RMS rating of the coupling capacitor is determined by the following equation:

$$I_{RMS(CDC)} > I_{O(MAX)} \cdot \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}}$$

A low ESR and ESL, X5R or X7R ceramic capacitor works well for  $C_{DC}$ .

### **Board Layout**

The high speed operation of the LT3759 demands careful attention to board layout and component placement. The exposed pad of the package is the only GND terminal of the IC, and is important for thermal management of the IC. Therefore, it is crucial to achieve a good electrical and thermal contact between the exposed pad and the ground plane of the board. For the LT3759 to deliver its full output power, it is imperative that a good thermal path be provided to dissipate the heat generated within the package. It is recommended that multiple vias in the printed circuit board be used to conduct heat away from the IC and into a copper plane with as much area as possible.

To prevent radiation and high frequency resonance problems, proper layout of the components connected to the IC is essential, especially the power paths with higher di/ dt. The following high di/dt loops of different topologies should be kept as tight as possible to reduce inductive ringing:

 In boost configuration, the high di/dt loop contains the output capacitor, the sensing resistor, the power MOSFET and the Schottky diode.





- In flyback configuration, the high di/dt primary loop contains the input capacitor, the primary winding, the power MOSFET and sensing resistor. The high di/dt secondary loop contains the output capacitor, the secondary winding and the output diode.
- In SEPIC configuration, the high di/dt loop contains the power MOSFET, sense resistor, output capacitor, Schottky diode and the coupling capacitor.
- In inverting configuration, the high di/dt loop contains power MOSFET, sense resistor, Schottky diode and the coupling capacitor.

Check the stress on the power MOSFET by measuring its drain-to-source voltage directly across the device terminals (reference the ground of a single scope probe directly to the source pad on the PC board). Beware of inductive ringing, which can exceed the maximum specified voltage rating of the MOSFET. If this ringing cannot be avoided, and exceeds the maximum rating of the device, either choose a higher voltage device or specify an avalancherated power MOSFET.

The small-signal components should be placed away from high frequency switching nodes. For optimum load regulation and true remote sensing, the top of the output voltage sensing resistor divider should connect independently to the top of the output capacitor (Kelvin connection), staying away from any high dV/dt traces. Place the divider resistors near the LT3759 in order to keep the high impedance FBX node short.

Figure 10 shows the suggested layout of 1.8V to 3.3V input, 5V/2A Output Boost Converter.






Figure 10. The Suggested Boost Converter Layout


1.8V to 3.3V Input, 5V/2A Output Boost Converter




#### **Efficiency vs Output Current**



## Load Step Response at V<sub>IN</sub> = 2.5V




#### 8V to 16V Input, 24V/2A Output Boost Converter




L1: WÜRTH ELEKTRONIK 7443321000 D1: VISHAY 6CWQ06FN


#### **Efficiency vs Output Current**




## Load Step Response at $V_{IN} = 12V$




#### 1.8V to 5V Input, 3.3V/3A Output SEPIC Converter




#### **Efficiency vs Output Current**




#### Load Step Response at $V_{IN} = 2.5V$




# 2.5V to 36V Input, 12V/1A Output SEPIC Converter (Automotive 12V Regulator)




**Efficiency vs Output Current** 




#### Load Step Response at V<sub>IN</sub> = 12V



#### Frequency Foldback Waveforms When Output Short-Circuits




#### 5V to 15V Input, -5V/3A Output Inverting Converter




#### **Efficiency vs Output Current**

#### 100 90 80 70 $V_{IN} = 15V$ **EFFICIENCY** (%) 60 50 40 30 20 10 0.001 0.01 0.1 10 OUTPUT CURRENT (A) 3759 TA06b

#### Load Step Response at V<sub>IN</sub> = 10V



#### Frequency Foldback Waveforms When Output Short-Circuits






## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

#### MSE Package 12-Lead Plastic MSOP, Exposed Die Pad

(Reference LTC DWG # 05-08-1666 Rev F)



- DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
  INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
- 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHÁLL NOT EXCEED 0.254mm (.010") PER SIDE.




## **REVISION HISTORY**


REV	DATE	DESCRIPTION	PAGE NUMBER
A	12/11	SS Pull-Up Current MIN and TYP values updated and INTV <sub>CC</sub> Current in Shutdown TYP value updated in Electrical Characteristics table.	3, 4
		Revised Typical Application drawing TA02a	25
В	4/12	Revised Typical Applications Schematic TA01a	1
		Added UN/UVLO Rising Spec	4
С	1/13	Corrected M1 part number on Typical Application	25



#### 1.8V to 5V Input, -5V/2A Output Inverting Converter



#### **Efficiency vs Output Current**



## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT3757	Boost, Flyback, SEPIC and Inverting Controller	$2.9V \le V_{IN} \le 40V,$ Current Mode Control, 100kHz to 1MHz Programmable Operation Frequency, 3mm $\times$ 3mm DFN-10 and MSOP-10E Packages
LT3758	Boost, Flyback, SEPIC and Inverting Controller	$5.5V \le V_{IN} \le 100V$ , Current Mode Control, 100kHz to 1MHz Programmable Operation Frequency, 3mm $\times$ 3mm DFN-10 and MSOP-10E Packages
LT3957	Boost, Flyback, SEPIC and Inverting Converter with 5A, 40V Switch	$3V \leq V_{IN} \leq 40V$ , Current Mode Control, 100kHz to 1MHz Programmable Operation Frequency, 5mm $\times$ 6mm QFN Package
LT3958	Boost, Flyback, SEPIC and Inverting Converter with 3.3A, 84V Switch	$5V \le V_{IN} \le 80V$ , Current Mode Control, 100kHz to 1MHz Programmable Operation Frequency, 5mm $\times$ 6mm QFN Package
LTC3872	No R <sub>SENSE</sub> Boost Controller	$2.75 \text{V} \leq \text{V}_{\text{IN}} \leq 9.8 \text{V}, \text{TSOT-23}$ and 2mm × 3mm DFN-8