AD9249 16 Channel 14-Bit, 65 MSPS, Serial LVDS, 1.8 V A/D Converter

The AD9249 is a 16-channel, 14-bit, 65 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit that is designed for low cost, low power, small size, and ease of use. The device operates at a conversion rate of up to 65 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical. Small Footprint. Sixteen ADCs are contained in a small, 10 mm × 10 mm package. Low Power of 35 mW/Channel at 20 MSPS with scalable power options. Ease of Use. Data clock outputs (DCO±1, DCO±2) operate at frequencies of up to 455 MHz and support double data rate (DDR) operation. User Flexibility. SPI control offers a wide range of flexible features to meet specific system requirements.

The ADC requires a single 1.8 V power supply and an LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.

The AD9249 automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. Data clock outputs (DCO±1, DCO±2) for capturing data on the output and frame clock outputs (FCO±1, FCO±2) for signaling a new output byte are provided. Individual channel power-down is supported, and the device typically consumes less than 2 mW when all channels are disabled.

The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation.

The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).

The AD9249 is available in an RoHS-compliant, 144-ball CSP-BGA. It is specified over the industrial temperature range of −40°C to +85°C. This product is protected by a U.S. patent.

PRODUCT HIGHLIGHTS
  • Small Footprint. Sixteen ADCs are contained in a small, 10 mm × 10 mm package.
  • Low Power of 35 mW/Channel at 20 MSPS with scalable power options.
  • Ease of Use. Data clock outputs (DCO±1, DCO±2) operate at frequencies of up to 455 MHz and support double data rate (DDR) operation.
  • User Flexibility. SPI control offers a wide range of flexible features to meet specific system requirements.

APPLICATIONS
  • Medical imaging
  • Communications receivers
  • Multichannel data acquisition
Features and Benefits
  • Low power
    16 ADC channels integrated into 1 package
    58 mW per channel at 65 MSPS with scalable power options
    35 mW per channel at 20 MSPS
  • SNR: 75 dBFS (to Nyquist); SFDR: 90 dBc (to Nyquist)
  • DNL: ±0.6 LSB (typical); INL: ±0.9 LSB (typical)
  • Crosstalk, worst adjacent channel, 10 MHz, −1 dBFS:
    −90 dB typical
  • Serial LVDS (ANSI-644, default)
    Low power, reduced signal option (similar to IEEE 1596.3)
  • Data and frame clock outputs
  • 650 MHz full power analog bandwidth
  • 2 V p-p input voltage range
  • 1.8 V supply operation
  • See datasheet for additional features
Analog to Digital Converters
MathWorks®
Design Tools
Data Sheets
Documentnote
AD9249: 16 Channel, 14-Bit, 65 MSPS, Serial LVDS, 1.8 V ADC Data Sheet (Rev. 0)PDF 1125 kB
Order Information
Part NumberPackagePacking QtyTemp RangePrice 100-499Price 1000+RoHS
AD9249BBCZ-65 Production144 ball CSPBGA (10x10x1.7mm)OTH 184-40 to 85C133.95113.86Y
AD9249BBCZRL7-65 Production144 ball CSPBGA (10x10x1.7mm)REEL 400-40 to 85C133.95113.86Y
Evaluation Boards
Part NumberDescriptionPriceRoHS
AD9249-65EBZEvaluation Board395Y
AD9249: 16 Channel, 14-Bit, 65 MSPS, Serial LVDS, 1.8 V ADC Data Sheet (Rev. 0) ad9249
AD9249 ADISimADC model ad9249
AD9249 Input Impedance ad9249