The AD9737A/AD9739A are 11-bit and 14-bit, 2.5 GSPS high performance RF DACs that are capable of synthesizing wideband signals from dc up to 3 GHz. The AD9737A/AD9739A are pin and functionally compatible with the AD9739 with the exception that the AD9737A/AD9739A do not support synchronization or RZ mode, and are specified to operate between 1.6 GSPS and 2.5 GSPS. By elimination of the synchronization circuitry, some nonideal artifacts such as images and discrete clock spurs remain stationary on the AD9737A/AD9739A between power-up cycles, thus allowing for possible system calibration. AC linearity and noise performance remain the same between the AD9739 and the AD9737A/AD9739A. The inclusion of on-chip controllers simplifies system integration. A dual-port, source synchronous, LVDS interface simplifies the digital interface with existing FGPA/ASIC technology. On-chip controllers are used to manage external and internal clock domain variations over temperature to ensure reliable data transfer from the host to the DAC core. A serial peripheral interface (SPI) is used for device configuration as well as readback of status registers. The AD9737A/AD9739A are manufactured on a 0.18 μm CMOS process and operate from 1.8 V and 3.3 V supplies. They are supplied in a 160-ball chip scale ball grid array for reduced package parasitics. PRODUCT HIGHLIGHTS Ability to synthesize high quality wideband signals with bandwidths of up to 1.25 GHz in the first or second Nyquist zone. A proprietary quad-switch DAC architecture provides exceptional ac linearity performance while enabling mix-mode operation. A dual-port, double data rate, LVDS interface supports the maximum conversion rate of 2500 MSPS. On-chip controllers manage external and internal clock domain skews. Programmable differential current output with an 8.66 mA to 31.66 mA range. APPLICATIONS Broadband communications systems DOCSIS CMTS systems Military jammers Instrumentation, automatic test equipment Radar, avionics
By elimination of the synchronization circuitry, some nonideal artifacts such as images and discrete clock spurs remain stationary on the AD9737A/AD9739A between power-up cycles, thus allowing for possible system calibration. AC linearity and noise performance remain the same between the AD9739 and the AD9737A/AD9739A.
The inclusion of on-chip controllers simplifies system integration. A dual-port, source synchronous, LVDS interface simplifies the digital interface with existing FGPA/ASIC technology. On-chip controllers are used to manage external and internal clock domain variations over temperature to ensure reliable data transfer from the host to the DAC core. A serial peripheral interface (SPI) is used for device configuration as well as readback of status registers.
The AD9737A/AD9739A are manufactured on a 0.18 μm CMOS process and operate from 1.8 V and 3.3 V supplies. They are supplied in a 160-ball chip scale ball grid array for reduced package parasitics.
Features and Benefits
| Digital to Analog Converters |
Document | note |
AD9737A/AD9739A: 11-/14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter Data Sheet (Rev. C) | PDF 2575 kB |
Part Number | Package | Packing Qty | Temp Range | Price 100-499 | Price 1000+ | RoHS |
---|---|---|---|---|---|---|
AD9739ABBCZ Production | 160 ball CSPBGA (12x12x1.4mm) | OTH 189 | -40 to 85C | 51.4 | 43.69 | Y |
AD9739ABBCZRL Production | 160 ball CSPBGA (12x12x1.4mm) | REEL 1500 | -40 to 85C | 0 | 43.69 | Y |
Part Number | Description | Price | RoHS |
---|---|---|---|
AD9739A-EBZ | Evaluation Board | 495 | Y |
AD9739A-FMC-EBZ | Eval Board w/ an FMC connector for Xilinx based FPGA development | 349 | Y |
AD-DAC-FMC-ADP | FMC to High-Speed DAC Evalution Board Adaptor | 125 | Y |