• 简体中文
• English

ADM13307 Triple Processor Supervisors

The ADM13307 is a triple voltage supervisor designed to monitor up to three voltage levels in DSP and microprocessor-based systems.

There are five models available, all of which feature a combination of internally pretrimmed undervoltage threshold options for monitoring 1.8 V, 2.5 V, 3.3 V, and 5 V supplies. There are also two adjustable input options with undervoltage thresholds of either 0.6 V or 1.25 V.

The ADM13307-18, ADM13307-25, and ADM13307-33 models have two internally fixed thresholds and one externally programmable threshold via a resistor string. The ADM13307-4 and ADM13307-5 offer one internally fixed threshold and two externally programmable thresholds. See the Data Sheet Ordering Guide for a list of all available options.

During power-up, RESET is asserted when the supply voltage exceeds 1.1 V. The device then monitors the SENSEv input pins and holds the RESET output low as long as the SENSEv pins remain below the rising threshold voltage, VIT+.

Once the supplies monitored at the SENSEv inputs rise above their associated thresholds, the reset signal remains low for the reset timeout period before deasserting. Subsequently, if a voltage monitored by the SENSEv pins falls below its associated falling input threshold voltage, V, the RESET output asserts.

The ADM13307 features both an active high RESET and an active low RESET output.

The manual reset input of the ADM13307 can be used to initiate a reset by means of an external push button or logic signal.

The ADM13307 is available in an 8-lead narrow body SOIC package. The device operates over the extended industrial temperature range of −40°C to +85°C.

Applications

• Supervising DSPs/microcontrollers
• Industrial and portable equipment
• Wireless systems
• Notebook/desktop computers

Data Sheets

Order Information

Reference Materials

• Product Selection Guide：Supervisory Devices Complementary Parts Guide for Altera FPGAs
• Product Selection Guide：Supervisory Devices Complementary Parts Guide for Xilinx FPGAs