The HI5905 is a monolithic, 14-bit, 5MSPS Analog-to-Digital Converter fabricated in an advanced BiCMOS process. It is designed for high speed, high resolution applications where wide bandwidth, low power consumption and excellent SINAD performance are essential. With a 100MHz full power input bandwidth and high frequency accuracy, the converter is ideal for many types of communication systems employing digital IF architectures.
The HI5905 is designed in a fully differential pipelined architecture with a front end differential-in-differential-out sample-and-hold amplifier (S/H). The HI5905 has excellent dynamic performance while consuming 350mW power at 5MSPS. Data output latches are provided which present valid data to the output bus with a low data latency of 4 clock cycles.
Key Features
- Sampling Rate 5MSPS
- Low Power at 5MSPS 350mW
- Internal Sample and Hold
- Fully Differential Architecture
- Full Power Input Bandwidth 100MHz
- SINAD at 1MHz >70dB
- Low Data Latency
- Internal Voltage Reference
- TTL Compatible Clock Input
- CMOS Compatible Digital Data Outputs
Applications
- Digital Communication Systems
- Undersampling Digital IF
- Asymmetric Digital Subscriber Line (ADSL)
- Document Scanners
Datasheets| Title | Type | Updated | Size | Other Languages |
|---|
| HI5905 Datasheet | PDF | 14 Nov 2014 | 583 KB | |
Order Information| Part Number | Package Type | Weight(g) | Pins | MSL Rating | Peak Temp (°C) | RoHS Status |
|---|
|
| HI5905IN | 44 Ld MQFP | 0.46 | 44 | | 240 | |
|
|
|
|
| HI5905EVAL2 | | | | N/A | | |
|
|
