74AHC00D: Quad 2-input NAND gate _ BDTIC a Leading Distributor in China

74AHC00D: Quad 2-input NAND gate

The 74AHC00; 74AHCT00 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. JESD7-A.

The 74AHC00; 74AHCT00 provides the quad 2-input NAND function.

74AHC00D: Product Block Diagram

sot108-1_3d

Data Sheets (1)

Name/Description	Modified Date
Quad 2-input NAND gate (REV 4.0) PDF (85.0 kB) 74AHC_AHCT00 [English]	28 Apr 2008

Application Notes (5)

Name/Description	Modified Date
Sorting through the low voltage logic maze (REV 1.0) PDF (72.0 kB) AN10156 [English]	13 Mar 2013
Package lead inductance considerations in high-speed applications (REV 1.0) PDF (43.0 kB) AN212 [English]	13 Mar 2013
Ground and VCC Bounce of High-Speed Integrated Circuits (REV 1.0) PDF (25.0 kB) AN223 [English]	13 Mar 2013
Live Insertion Aspects of Philips Logic Families (REV 1.0) PDF (73.0 kB) AN252 [English]	13 Mar 2013
Pin FMEA for AHC/AHCT family (REV 1.0) PDF (52.0 kB) AN11106 [English]	04 Nov 2011

Brochures (2)

Name/Description	Modified Date
電圧レベルシフタ (REV 1.1) PDF (3.1 MB) 75017511_JP [English]	16 Feb 2015
Voltage translation: How to manage mixed-voltage designs with NXP® level translators (REV 1.0) PDF (2.6 MB) 75017511 [English]	20 May 2014

Package Information (1)

Name/Description	Modified Date
plastic small outline package; 14 leads; body width 3.9 mm (REV 1.0) PDF (166.0 kB) SOT108-1 [English]	08 Feb 2016

Packing (1)

Name/Description	Modified Date
SO14; Reel pack; SMD, 13" Q1/T1 Standard product orientation Orderable part number ending ,118 or J Ordering... (REV 4.0) PDF (207.0 kB) SOT108-1_118 [English]	08 Apr 2013

Supporting Information (2)

Name/Description	Modified Date
Footprint for reflow soldering (REV 1.0) PDF (9.0 kB) SO-SOJ-REFLOW [English]	08 Oct 2009
Footprint for wave soldering (REV 1.0) PDF (8.0 kB) SO-SOJ-WAVE [English]	08 Oct 2009

IBIS Model

ahc00 IBIS model (REV 1.0) ibs AHC00 4/7/2013

Ordering Information

Product	Status	Family	V_CC (V)	Function	Type	Logic switching levels	Description	Output drive capability (mA)	Package version	t_pd (ns)	f_max (MHz)	No of bits	Power dissipation considerations	T_amb (Cel)	R_th(j-a) (K/W)	Ψ_th(j-top) (K/W)	R_th(j-c) (K/W)	Package name	No of pins
74AHC00D	Active	AHC(T)	2.0 - 5.5	NAND gates	NAND gates	CMOS	quad 2-input NAND gate	+/- 8	SOT108-1	3.2	60	4	low	-40~125	105	17.8	63	SO14	14

Package Information

Product ID	Package Description	Outline Version	Reflow/Wave Soldering	Packing	Product Status	Part NumberOrdering code(12NC)	Marking	Chemical Content	RoHS / Pb Free / RHF	LeadFree Conversion Date	EFR	IFR(FIT)	MTBF(hour)	MSL	MSL LF
74AHC00D		SOT108-1	SO-SOJ-REFLOW SO-SOJ-WAVE SO-SOJ-REFLOW SO-SOJ-WAVE	Bulk Pack	Active	74AHC00D,112 (9352 626 86112)	74AHC00D	74AHC00D		week 13, 2005	84.9	6.62	1.51E8	1	1
74AHC00D		SOT108-1	SO-SOJ-REFLOW SO-SOJ-WAVE SO-SOJ-REFLOW SO-SOJ-WAVE	Reel 13" Q1/T1	Active	74AHC00D,118 (9352 626 86118)	74AHC00D	74AHC00D		week 13, 2005	84.9	6.62	1.51E8	1	1

Quad 2-input NAND gate 74AHCT00PW

Sorting through the low voltage logic maze 74LVC_H_245A_Q100

Package lead inductance considerations in high-speed applications 74LVC_H_245A_Q100

Ground and VCC Bounce of High-Speed Integrated Circuits 74ALVC164245DGG-Q100

Live Insertion Aspects of Philips Logic Families 74HC_T_245_Q100

Pin FMEA for AHC/AHCT family 74AHC_T_245_Q100

電圧レベルシフタ 74AVC16245DGG-Q100

Voltage translation: How to manage mixed-voltage designs with NXP® level translators 74AVC16245DGG-Q100

ahc00 IBIS model 74AHC00PW

plastic small outline package; 14 leads; body width 3.9 mm 74LV164_Q100

Footprint for reflow soldering NPIC6C596A_Q100

Footprint for wave soldering NPIC6C596A_Q100

SO14; Reel pack; SMD, 13" Q1/T1 Standard product orientation Orderable part number ending ,118 or J Ordering... 74LV164_Q100

74LVC132A

UBA2213

©1993 - 2024 BDTIC