74AUP1G09GM: Low-power 2-input AND gate with open-drain _ BDTIC a Leading Distributor in China

74AUP1G09GM: Low-power 2-input AND gate with open-drain

The 74AUP1G09 provides the single 2-input AND gate with an open-drain output. The output of the device is an open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

74AUP1G09GM: Product Block Diagram

74AUP1G09GM: Block Diagram

Outline 3d SOT886

Data Sheets (1)

Name/Description	Modified Date
Low-power 2-input AND gate with open-drain (REV 4.0) PDF (392.0 kB) 74AUP1G09 [English]	28 Jun 2012

Application Notes (4)

Name/Description	Modified Date
Sorting through the low voltage logic maze (REV 1.0) PDF (72.0 kB) AN10156 [English]	13 Mar 2013
Pin FMEA for AUP family (REV 1.0) PDF (53.0 kB) AN11052 [English]	06 May 2011
MicroPak soldering information (REV 2.0) PDF (245.0 kB) AN10343 [English]	30 Dec 2010
PicoGate Logic footprints (REV 1.0) PDF (87.0 kB) AN10161 [English]	30 Oct 2002

Brochures (3)

Name/Description	Modified Date
電圧レベルシフタ (REV 1.1) PDF (3.1 MB) 75017511_JP [English]	16 Feb 2015
NXP® ultra-low-power CMOS logic 74AUP1G/2G/3Gxxx: Advanced, ultra-low-power CMOS logic (REV 1.0) PDF (1.4 MB) 75017458 [English]	13 Oct 2014
Voltage translation: How to manage mixed-voltage designs with NXP® level translators (REV 1.0) PDF (2.6 MB) 75017511 [English]	20 May 2014

Selector Guides (2)

Name/Description	Modified Date
ロジック製品セレクションガイド... (REV 1.0) PDF (38.3 MB) LOGIC_SELECTION_GUIDE_2015_JP [English]	19 Nov 2015
Logic selection guide 2016 (REV 1.1) PDF (15.3 MB) 75017285 [English]	08 Jan 2015

Package Information (1)

Name/Description	Modified Date
XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm (REV 1.0) PDF (189.0 kB) SOT886 [English]	08 Feb 2016

Packing (2)

Name/Description	Modified Date
XSON6; Reel pack; SMD, 7" Q1/T1 Standard product orientation Orderable part number ending ,115 or X Ordering... (REV 2.0) PDF (205.0 kB) SOT886_115 [English]	23 Apr 2013
XSON6; reel pack; standard product orientation; 12NC ending 132 (REV 1.0) PDF (180.0 kB) SOT886_132 [English]	28 Nov 2012

Supporting Information (2)

Name/Description	Modified Date
Reflow Soldering Profile (REV 1.0) PDF (34.0 kB) REFLOW_SOLDERING_PROFILE [English]	30 Sep 2013
MAR_SOT886 Topmark (REV 1.0) PDF (73.0 kB) MAR_SOT886 [English]	03 Jun 2013

IBIS Model

74AUP1G09 IBIS model (REV 1.0) ibs AUP1G09 12/15/2014

Ordering Information

Product	Status	Family	Function	V_CC (V)	Logic switching levels	Type	Description	Output drive capability (mA)	Package version	t_pd (ns)	f_max (MHz)	No of bits	Power dissipation considerations	T_amb (Cel)	R_th(j-a) (K/W)	Ψ_th(j-top) (K/W)	R_th(j-c) (K/W)	Package name	No of pins
74AUP1G09GM	Active	AUP	AND gates	1.1 - 3.6	CMOS	AND gates	open-drain	1.9	SOT886	8.5	70	1	ultra low	-40~125	311	7.7	157	XSON6	6

Package Information

Product ID	Package Description	Outline Version	Reflow/Wave Soldering	Packing	Product Status	Part NumberOrdering code(12NC)	Marking	Chemical Content	RoHS / Pb Free / RHF	LeadFree Conversion Date	EFR	IFR(FIT)	MTBF(hour)	MSL	MSL LF
74AUP1G09GM		SOT886	Reflow_Soldering_Profile	Reel 7" Q1/T1, Q3/T4	Active	74AUP1G09GM,132 (9352 883 03132)	p9	74AUP1G09GM		Always Pb-free	0.0	3.29	3.04E8	1	1
74AUP1G09GM		SOT886	Reflow_Soldering_Profile	Reel 7" Q1/T1	Active	74AUP1G09GM,115 (9352 883 03115)	p9	74AUP1G09GM		Always Pb-free	0.0	3.29	3.04E8	1	1