74AUP3G17GM: Low-power triple Schmitt trigger
The 74AUP3G17 provides three Schmitt trigger buffers. It is capable of transforming
slowly changing input signals into sharply defined, jitter-free output signals.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow
current through the device when it is powered down.
The inputs switch at different points for positive and negative-going signals. The
difference between the positive voltage VT+ and the negative voltage
VT- is defined as the input hysteresis voltage VH.
74AUP3G17GM: Product Block Diagram
Outline 3d SOT902-2
Data Sheets (1)
Application Notes (2)
Brochures (3)
Selector Guides (2)
Package Information (1)
Packing (1)
IBIS Model
Ordering Information
Product | Status | VCC (V) | Family | Logic switching levels | Description | Output drive capability (mA) | tpd (ns) | fmax (MHz) | No of bits | Power dissipation considerations | Tamb (Cel) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name | No of pins | Package version |
---|
74AUP3G17GM | Active | 1.1 - 3.6 | AUP | CMOS | triple buffer Schmitt-trigger | +/- 1.9 | 4.7 | 70 | 3 | ultra low | -40~125 | 251 | 128.0 | | XQFN8 | 8 | SOT902-2 |
Package Information
Product ID | Package Description | Outline Version | Reflow/Wave Soldering | Packing | Product Status | Part NumberOrdering code(12NC) | Marking | Chemical Content | RoHS / Pb Free / RHF | LeadFree Conversion Date | EFR | IFR(FIT) | MTBF(hour) | MSL | MSL LF |
---|
74AUP3G17GM | | SOT902-2 | | Reel 7" Q3/T4, Reverse | Active | 74AUP3G17GM,125
(9352 814 44125) | Standard Marking | 74AUP3G17GM | | Always Pb-free | 0.0 | 3.29 | 3.04E8 | 1 | 1 |