74HC73DB: Dual JK flip-flop with reset; negative-edge trigger
The 74HC73 is a dual negative edge triggered JK flip-flop with individual J, K, clock
(nCP) and reset (nR)
inputs and complementary nQ and nQ outputs. The J and K
inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for
predictable operation. (nR) is asynchronous, when LOW it
overrides the clock and data inputs, forcing the nQ output LOW and the nQ output HIGH. Schmitt-trigger action in the clock input
makes the circuit highly tolerant to slower clock rise and fall times. Inputs include
clamp diodes. This enables the use of current limiting resistors to interface inputs to
voltages in excess of VCC.
74HC73DB: Product Block Diagram
Outline 3d SOT337-1
Data Sheets (1)
Application Notes (2)
Users Guides (1)
Name/Description | Modified Date |
---|
HC/T User Guide (REV 1.0) PDF (508.0 kB) HCT_USER_GUIDE [English] | 01 Nov 1997 |
Package Information (1)
Packing (1)
Supporting Information (2)
Ordering Information
Product | Status | Family | Function | VCC (V) | Logic switching levels | Description | Package version | Output drive capability (mA) | tpd (ns) | fmax (MHz) | Power dissipation considerations | Tamb (Cel) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name | No of pins |
---|
74HC73DB | Active | HC(T) | J-K type flip-flops | 2.0 - 6.0 | CMOS | negative-edge trigger | SOT337-1 | +/- 5.2 | 16 | 77 | low | -40~125 | 156 | 40.0 | | SSOP14 | 14 |
Package Information