74LVC1G175GV: Single D-type flip-flop with reset; positive edge trigger
The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output.
The master reset (MR) is an asynchronous active LOW input and operates independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.
74LVC1G175GV: Product Block Diagram
![74LVC1G175GV: Product Block Diagram](/image/nxp/001aaa466.gif)
SOT457
![SOT457](/image/nxp/sot457_3d.gif)
Data Sheets (1)
Application Notes (5)
Package Information (1)
Packing (1)
Supporting Information (3)
IBIS Model
Ordering Information
Product | Status | Family | VCC (V) | Function | Logic switching levels | Description | Output drive capability (mA) | Package version | tpd (ns) | fmax (MHz) | Power dissipation considerations | Tamb (Cel) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name | No of pins |
---|
74LVC1G175GV | Active | LVC | 1.65 - 5.5 | D-type flip-flops | CMOS/LVTTL | positive-edge trigger | +/- 32 | SOT457 | 3.1 | 300 | low | -40~125 | 232 | 40.0 | 146 | TSOP6 | 6 |
Package Information