74VHC126D: Quad buffer/line driver; 3-state
The 74VHC126; 74VHCT126 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7-A.
The 74VHC126; 74VHCT126 provide four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A LOW-level at pin nOE causes the outputs to assume a high-impedance OFF-state.
The 74VHC126; 74VHCT126 are identical to the 74VHC125; 74VHCT125 but have active HIGH output enable inputs.
74VHC126D: Product Block Diagram
sot108-1_3d
Data Sheets (1)
Package Information (1)
Packing (1)
Supporting Information (2)
IBIS Model
Ordering Information
Product | Status | Family | Function | VCC (V) | Logic switching levels | Description | Output drive capability (mA) | Package version | fmax (MHz) | No of bits | Power dissipation considerations | tpd (ns) | Tamb (Cel) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name | No of pins |
---|
74VHC126D | Active | VHC(T) | Buffers/inverters/drivers | 2.0 - 5.5 | CMOS | quad buffer/line driver (3-state) | +/- 8 | SOT108-1 | 60 | 4 | low | 3.3 | -40~125 | 127 | 18.2 | | SO14 | 14 |
Package Information