MC74AC377: Octal D Flip-Flop with Clock Enable
The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flipflop's Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.
Features- Ideal for Addressable Register Applications
- Clock Enable for Address and Data Synchronization Applications
- Eight Edge-Triggered D Flip-Flops
- Buffered Common Clock
- Outputs Source/Sink 24 mA
- See MC74AC273 for Master Reset Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC374 for 3-State Version
- ACT377 Has TTL Compatible Inputs
- Pb-Free Packages are Available
|
Simulation Models (2)
Package Drawings (2)
Data Sheets (1)
Order Information
| Product | Status | Compliance | Package | MSL* | Container | Budgetary Price/Unit |
|---|
| MC74AC377DTG | Active | Pb-free
Halide free | TSSOP-20 | 948E-02 | 1 | Tube | 75 | $0.3467 |
| MC74AC377DTR2G | Active | Pb-free
Halide free | TSSOP-20 | 948E-02 | 1 | Tape and Reel | 2500 | $0.3467 |
| MC74AC377DWG | Active | Pb-free
Halide free | SOIC-20W | 751D-05 | 3 | Tube | 38 | $0.3467 |
| MC74AC377DWR2G | Active | Pb-free
Halide free | SOIC-20W | 751D-05 | 3 | Tape and Reel | 1000 | $0.3467 |
Specifications
| Product | Type | Channels | VCC Min (V) | VCC Max (V) | tpd Max (ns) | IO Max (mA) |
|---|
| MC74AC377DTG | D-Type | 8 | 2 | 6 | 10 | 24 |
| MC74AC377DTR2G | D-Type | 8 | 2 | 6 | 10 | 24 |
| MC74AC377DWG | D-Type | 8 | 2 | 6 | 10 | 24 |
| MC74AC377DWR2G | D-Type | 8 | 2 | 6 | 10 | 24 |
