NB6N239S: 3.3 V Any Differential Clock to LVDS, ÷·1/2/4/8 and ÷·2/4/8/16 Clock Divider

The NB6N239S is a high-speed, low skew clock divider with two divider circuits, each having selectable clock divide ratios; Div1/2/4/8 and Div 2/4/8/16. Both divider circuits drive LVDS compatible outputs. The NB6N239S is a member of the ECLinPS MAXTM family of high performance clock products.

Features
  • Maximum Clock Input Frequency, 3.0 GHz (1.5 GHz with Div 1)
  • Input Compatible with LVDS/LVPECL/CML/HSTL
  • 120ps Typical Rise/Fall Times
  • < 5 ps Typical Within Device Output Skew
  • Example; 622.08 MHz Input Generates 38.88 MHz to 622.08 MHz outputs
  • Internal 50Ω Termination Provided
  • < 2ps RMS Random Clock Jitter
  • Divide-by-1 Edge of QA Aligned to QB Divided Output
  • Operating Range: VCC = 3.0 V to 3.465V with GND = 0
  • Master Reset for Synchronization of Multiple Chips
  • VBBAC Reference Output
  • Synchronous Output Disable/Enable
  • Pb-Free Packages are Available
Applications
  • SONET/SDH Equipment Clocking
Application Notes (15)
Document TitleDocument ID/SizeRevisionRevision Date
AC Characteristics of ECL DevicesAND8090/D (896.0kB)1
Board Mounting Notes for Quad Flat-Pack No-Lead Package (QFN)AND8086/D (40.0kB)0
Clock Generation and Clock and Data Marking and Ordering Information GuideAND8002/D (71kB)12
Designing with PECL (ECL at +5.0 V)AN1406/D (105.0kB)2
ECL Clock Distribution TechniquesAN1405/D (54.0kB)1
ECLinPS Max (SiGe) SPICE Modeling KitAND8157/D (129.0kB)1
ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuideAND8002 (71kB)12
Interfacing Between LVDS and ECLAN1568/D (121.0kB)11
Interfacing with ECLinPSAND8066/D (72kB)3
Metastability and the ECLinPS FamilyAN1504/D (103.0kB)3
Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksAND8001/D (90.0kB)0
Storage and Handling of Drypack Surface Mount DeviceAND8003/D (49kB)2Mar, 2016
Termination of ECL Logic DevicesAND8020/D (176.0kB)6
The ECL Translator GuideAN1672/D (142.0kB)12
Thermal Analysis and Reliability of WIRE BONDED ECLAND8072/D (119.0kB)5
Package Drawings (1)
Document TitleDocument ID/SizeRevision
QFN16, 3x3, 0.5P485G-01 (57.3kB)F
Simulation Models (1)
Document TitleDocument ID/SizeRevisionRevision Date
IBIS Model for nb6n239sNB6N239S.IBS (6.0kB)1
Evaluation Board Documents (2)
Document TitleDocument ID/SizeRevisionRevision Date
NB6N239SMNEVB Gerber Layout Files (Zip Format)NB6N239SMNEVB_GERBER.ZIP (377.0kB)0
NB6N239SMNEVB ManualEVBUM2083/D (235.0kB)1
Data Sheets (1)
Document TitleDocument ID/SizeRevisionRevision Date
3.3V, 3.0 GHz Any Differential Clock IN to LVDS OUT Div 1/2/4/8, Div 2/4/8/16 Clock DividerNB6N239S/D (141.0kB)6
Evaluation/Development Tool Information
ProductStatusComplianceShort Description
NB6N239SMNEVBActiveDifferential Clock Evaluation Board
Order Information
ProductStatusCompliancePackageMSL*ContainerBudgetary Price/Unit
NB6N239SMNGActivePb-free Halide freeQFN-16485G-011Tube123Contact BDTIC
NB6N239SMNR2GActivePb-free Halide freeQFN-16485G-011Tape and Reel3000Contact BDTIC
Specifications
ProductTypeInput LevelOutput LevelVCC Typ (V)fMax Typ (MHz)tpd Typ (ns)tR & tF Max (ps)
NB6N239SMNGDividerCML CMOS LVDS ECLLVDS3.330000.665190
NB6N239SMNR2GDividerCMOS ECL LVDS CMLLVDS3.330000.665190
3.3V, 3.0 GHz Any Differential Clock IN to LVDS OUT Div 1/2/4/8, Div 2/4/8/16 Clock Divider (141.0kB) NB6N239S
AC Characteristics of ECL Devices NB100LVEP91
Board Mounting Notes for Quad Flat-Pack No-Lead Package (QFN) NB100LVEP91
Clock Generation and Clock and Data Marking and Ordering Information Guide NB100LVEP91
Designing with PECL (ECL at +5.0 V) NB100LVEP91
ECL Clock Distribution Techniques NB100LVEP91
ECLinPS Max (SiGe) SPICE Modeling Kit NB6N14S
ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information Guide NB100LVEP91
Interfacing Between LVDS and ECL NB100ELT23L
Interfacing with ECLinPS NB100LVEP91
Metastability and the ECLinPS Family MC10EPT20
Odd Number Divide By Counters with 50% Outputs and Synchronous Clocks NUP4201
Storage and Handling of Drypack Surface Mount Device NB3U23C
Termination of ECL Logic Devices NB100LVEP91
The ECL Translator Guide NB100LVEP91
Thermal Analysis and Reliability of WIRE BONDED ECL NB100LVEP91
IBIS Model for nb6n239s NB6N239S
NB6N239SMNEVB GERBER NB6N239SMNEVB
EVBUM2083/D - 235 NB6N239SMNEVB
QFN16, 3x3, 0.5P NLSF308