P3P85R01A: 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE™ Peak EMI Reduction Device
P3P85R01A is a versatile, 3.3V, LVCMOS, wide frequency range, TIMING SAFE Peak EMI reduction device.TIMING SAFE technology is the ability to modulate a clock source with Spread Spectrum technology and maintain synchronization with any associated data path.P3P85R01A has an SSEXTR pin that selects different frequency deviatons depending upon the value of the resistor connected between this pin and GND.P3P85R01A has a DLY_CTRL pin used for adjusting the Input-Output clock dealy, depending upon the value of capacitor connected at this pin to GND.The DLY_CTRL output phase is complementory to that of ModOUT clock.This signal enables better EMI management.P3P85R01A has a bypass pin to bypass PLL.The device works from 100Hz to 200MHz with a fixed input to output delay.P3P85R01A has a PLLOUT DLY for adjusting the PLL Output clock delay during power up time depending upon the value of capacitor connected at this pin to VDD.During power up time,ModOUT will be of the same frequency as CLKIN with a fixed input to output delay.
特性- 1x, LVCMOS Peak EMI Reduction IC
- Analog Deviation Selection
- Analog Input-Output Delay Control
- Analog PLL output delay Control
- 8 pin, WDFN,(2mmX2mm) package
|
应用- P3P85R01A is targeted for use in Displays, Giga LAN and SDRAM applications
| 终端产品- Notebook, Desktop and embedded digital applications
|
应用注释 (1)
封装图纸 (1)
数据表 (1)
产品订购型号
产品 | 状况 | Compliance | 具体说明 | 封装 | MSL* | 容器 | 预算价格 (1千个数量的单价) |
---|
P3P85R01AG-08CR | Active | Pb-free
Halide free | 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE™ Peak EMI Reduction Device | WDFN-8 | 511AQ | 1 | Tape and Reel | 3000 | 联系BDTIC |
订购产品技术参数
Product | VDD Typ (V) | fin Typ (MHz) | fout Typ (MHz) | Deviation Type | Features | TA Min (°C) | TA Max (°C) |
---|
P3P85R01AG-08CR | 3.3 | 75-200 | 75-200 | Analog Deviation | Analog Input-Output Delay control | 0 | 70 |