25-Bit Configurable Registered Buffer w/Address-Parity Test (Rev. A) 74SSTUB32866A
DDR2 Memory Interface Clocks and Registers - Overview SN74SSTUB32866
Hspice_SSTUB32866A_Encrypted.zip 74SSTUB32866A