DataSheetFeature| Description | The TMPV75 Series are image recognition processors that process input video images in real-time. They detect target objects such as persons, faces, hands, vehicles, traffic lanes, and so on. The series can be used for camera vision systems utilizing various image-recognition technologies such as Advanced Driver Assistance System (ADAS), Intelligent Transport System (ITS), surveillance camera, gaming device, and energy control system for air conditioning and lighting, etc. |
|---|
| RoHS Compatible Product(s) (#) | Available |
|---|
| Assembly bases | Japan |
|---|
Package Information| Package Image |  |
|---|
| Toshiba Package Name | P-BGA516-2727-1.00-002 |
|---|
| Pins | 516 |
|---|
| Mounting | Surface Mount |
|---|
| Description| Property | Value | Unit |
|---|
|
| CPU (MeP) | 1 | - | | clock frequency (MeP) | 266.7 | MHz | | image processing processor (MPE) | 4 | - | | clock frequency (MPE) | 266.7 | MHz | | image processing processor (L2 cache) | 256 | Kbyte | | image processing accelerator affine transform | 1 | ch | | image processing accelerator filter | 2 | ch | | image processing accelerator histogram | 1 | ch | | image processing accelerator histogram of oriented gradients(HOG) | 1 | ch | | image processing accelerator matching | 1 | ch | | ROM type | Mask ROM | - | | ROM size | 64 | Kbyte | | RAM size | 2080 | Kbyte | | video input interface | 4 | ch | | video output interface | 1 | ch | | Memory controller | DDR2-SDRAM / SRAM / NOR Flash | - | | DMA controllers | 3 | ch | | external MCU I/F (8bit parallel bus) | 1 | ch | | PCI Express (Gen.1 2.5Gbps) | 1 | lane | | CAN interface | 3 | ch | | I2C | 4 | ch | | UART | 5 | ch | | SPI | 4 | ch | | PCM | 2 | ch | | timer/counter | 18 | ch | | operational temperature (Ta) (Min.) | -40 | degC | | operational temperature (Ta) (Max.) | 85 | degC | | operational temperature (Tj) (Min.) | -40 | degC | | operational temperature (Tj) (Max.) | 125 | degC |
|
