2.5-V Phase Lock Loop Clock Driver With 2-Line Serial Interface (Rev. D) CDCV850
HSTL Clock Buffer Using the CDCV850 CDCV850
Using CDC857/CDCV850 toTransform Single-End CLK Signal Into Differential Output CDCV850
模拟信号链路产品指南 (Rev. B) BQ24392
CDCV850 IBIS Model (Rev. A) CDCV850
CDCV850