AD9983AKCPZ-170: High Performance 8-Bit Display Interface
The AD9983A is a complete 8-bit, 140 MSPS, monolithic analog interface optimized for capturing YPbPr video and RGB graphics signals. Its 140 MSPS encode rate capability and full power analog bandwidth of 300 MHz support all HDTV video modes up to 1080i and 720p as well as graphics resolutions up to SXGA (1280 x 1024 at 75 Hz).
The AD9983A includes a 140 MHz triple ADC with an internal reference, a PLL, and programmable gain, offset, and clamp control. The user provides only a 1.8 V power supply and an analog input. Three-state CMOS outputs can be powered from 1.8 V to 3.3 V.
The AD9983A on-chip PLL generates a sample clock from the tri-level sync (for YPbPr video) or the horizontal sync (for RGB graphics). Sample clock output frequencies range from 10 MHz to 140 MHz. With internal coast generation, the PLL maintains its output frequency in the absence of sync input. A 32-step sampling clock phase adjustment is provided. Output data, sync, and clock phase relationships are maintained.
The auto-offset feature can be enabled to automatically restore the signal reference levels and to automatically calibrate out any offset differences between the three channels. The auto channel-to-channel gain matching feature can be enabled to minimize any gain mismatches between the three channels.
The AD9983A also offers full sync processing for composite sync and sync-on-green applications. A clamp signal is generated internally or may be provided by the user through the CLAMP input pin.
Fabricated in an advanced CMOS process, the AD9983A is provided in a space-saving 80-lead, Pb-free, LQFP surface-mount plastic package, and is specified over the 0°C to 70°C temperature range.
产品应用领域 Applications
- Advanced TVs
- Plasma display panels
- LCDTV
- HDTV
- RGB graphics processing
- LCD monitors and projectors
- Scan converters
AD9983AKCPZ-170 特点
- 8-bit analog-to-digital converters
- 140 MSPS maximum conversion rate
- Low PLL clock jitter at 140 MSPS
- Automatic gain matching
- Automated offset adjustment
- 2:1 input mux
- Power-down via dedicated pin or serial register
- 4:4:4, 4:2:2, and DDR output format modes
- Variable output drive strength
- Odd/even field detection
- External clock input
- Regenerated Hsync output
AD9983AKCPZ-170 功能框图
| 产品型号 | 产品状态 | 封装 | 引脚 | 温度范围 |
|---|---|---|---|---|
| AD9983A/PCBZ | 量产 | 评估板 | 80 | 商业 |
| AD9983AKCPZ-140 | 量产 | 64 ld LFCSP (9x9mm, 4.70mm exposed pad) | 64 | 商业 |
| AD9983AKCPZ-170 | 量产 | 64 ld LFCSP (9x9mm, 4.70mm exposed pad) | 64 | 商业 |
| AD9983AKSTZ-140 | 量产 | 80 ld LQFP (14x14mm) | 80 | 商业 |
| AD9983AKSTZ-170 | 量产 | 80 ld LQFP (14x14mm) | 80 | 商业 |
