MC100E175:ECL 9-Bit Latch With Parity
The MC10E/100E175 is a 9-bit latch. It also features a tenth latched output, ODDPAR, which is formed as the odd parity of the nine data inputs (ODDPAR is HIGH if an odd number of the inputs are HIGH).
技术特性
- 9-Bit Latch
- Parity Detection/Generation
- 800ps Max. D to Output
- Reset
- PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0 V
- NECL Mode Operating Range: VCC = 0 V with VEE = -4.2 V to -5.7 V
- Internal Input Pulldown Resistors
- ESD Protection: > 1 kV HBM, > 75 V MM
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 416 devices
- Pb-Free Packages are Available
|
封装图 MARKING DIAGRAM
|
订购信息 Ordering Information
| 产品 |
状况 |
Compliance |
具体说明 |
封装 |
MSL* |
容器 |
预算价格 (1千个数量的单价） |
| 类型 |
外形 |
类型 |
数量 |
| MC100E175FNG |
Active |
|
MC100E175 |
PLCC-28 |
776-02 |
3 |
Tube |
37 |
|
| MC100E175FNR2G |
Active |
|
MC100E175 |
PLCC-28 |
776-02 |
3 |
Tape and Reel |
500 |
|
数据资料DataSheet下载
