NB7V33MMNGEVB:NB7V33M CUST EVAL BOARD
The NB7V33M is a differential divide by 4 Clock divider with asynchronous reset. The differential Clock inputs incorporate internal 50-ohm termination resistors and will accept LVPECL, CML and LVDS logic levels. The NB7V33M produces a div 4 output copy of an input Clock operating up to 10GHz with minimal jitter. The Reset pin is asserted on the rising edge. Upon powerup, the internal flip-flops will attain a random state. The Reset allows for the synchronization of multiple NB7V33Ms in a system. The 16mA differential CML output provides matching internal 50-ohm termination which provides 400mV output swing when externally receiver terminated with 50-ohm to VCC.
特性
- Clock Divider
- ATE, Instrumentation
|
NB7V33MMNGEVB 实物图
|
评估板信息
| 评估板 |
状况 |
无铅(Pb-free) |
简短说明 |
所用产品 |
| NB7V33MMNGEVB |
Active |
 |
NB7V33MMNGEVB:NB7V33M CUST EVAL BOARD |
NB7V33MMNG |
技术文档
