CD54HCT75 高速 CMOS 逻辑双路 2 位双稳态透明锁存器

The ’HC75 and ’HCT75 are dual 2-bit bistable transparent latches. Each one of the 2-bit latches is controlled by separate Enable inputs (1E\ and 2E\) which are active LOW. When the Enable input is HIGH data enters the latch and appears at the Q output. When the Enable input (1E\ and 2E\) is LOW the output is not affected.

CD54HCT75
Voltage Nodes(V) 6, 5, 2  
Rating Military  
Technology Family HC  
CD54HCT75 特性
CD54HCT75 芯片订购指南
器件 状态 温度 价格 封装 | 引脚 封装数量 | 封装载体 丝印标记
8407001EA ACTIVE -55 to 125 3.68 | 1ku CDIP (J) | 16 1 | TUBE  
CD54HCT75F3A ACTIVE -55 to 125 3.68 | 1ku CDIP (J) | 16 1 | TUBE  
CD54HCT75 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
8407001EA TBD  A42   N/A for Pkg Type 8407001EA 8407001EA
CD54HCT75F3A TBD  A42   N/A for Pkg Type CD54HCT75F3A CD54HCT75F3A
CD54HCT75 应用技术支持与电子电路设计开发资源下载
  1. CD54HCT75 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
  3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  8. Designing With Logic (PDF 186 KB)
  9. Live Insertion (PDF 150 KB)
  10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  13. LOGIC Pocket Data Book (PDF 6001 KB)
  14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  15. Logic Cross-Reference (PDF 2938 KB)