The ’HC112 and ’HCT112 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.
These flip-flops have independent J, K, Set, Reset, and Clock inputs and Q and Q\ outputs. They change state on the negative-going transition of the clock pulse. Set and Reset are accomplished asynchronously by low-level inputs.
The HCT logic family is functionally as well as pin-compatible with the standard LS logic family
CD74HCT112 | |
Technology Family | HC |
Rating | Catalog |
器件 | 状态 | 温度 | 价格 | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
CD74HCT112E | ACTIVE | -55 to 125 | 0.34 | 1ku | PDIP (N) | 14 | 25 | TUBE | CD74HCT112E |
CD74HCT112EE4 | ACTIVE | -55 to 125 | 0.34 | 1ku | PDIP (N) | 14 | 25 | TUBE | CD74HCT112E |
CD74HCT112M96 | ACTIVE | -55 to 125 | 0.31 | 1ku | SOIC (D) | 14 | 2500 | LARGE T&R | |
CD74HCT112M96E4 | ACTIVE | -55 to 125 | 0.31 | 1ku | SOIC (D) | 14 | 2500 | LARGE T&R | |
CD74HCT112M96G4 | ACTIVE | -55 to 125 | 0.31 | 1ku | SOIC (D) | 14 | 2500 | LARGE T&R |
器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
CD74HCT112E | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | CD74HCT112E | CD74HCT112E |
CD74HCT112EE4 | Pb-Free (RoHS) | CU NIPDAU | N/A for Pkg Type | CD74HCT112EE4 | CD74HCT112EE4 |
CD74HCT112M96 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CD74HCT112M96 | CD74HCT112M96 |
CD74HCT112M96E4 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CD74HCT112M96E4 | CD74HCT112M96E4 |