首页 > TI 德州仪器 > 逻辑 > 触发器/锁存器/寄存器

SN74ALS323 具有同步清零功能和三态输出的 8 位通用移位/存储寄存器

These 8-bit universal shift/storage registers feature multiplexed input/output (I/O) ports to achieve full 8-bit data handling in a 20-pin package. Two function-select (S0, S1) inputs and two output-enable (OE1\, OE2\) inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs synchronously when the clear (CLR\) input is low. Taking either OE1\ or OE2\ high disables the outputs but has no effect on clearing, shifting, or storing data

	SN74ALS323
Technology Family	ALS
Rating	Catalog

SN74ALS323 特性

• Multiplexed I/O Ports Provide Improved Bit Density
• Four Modes of Operation:
  • Hold (Store)
  • Shift Right
  • Shift Left
  • Load Data
• Operate With Outputs Enabled or at High Impedance
• 3-State Outputs Drive Bus Lines Directly
• Can Be Cascaded for n-Bit Word Lengths
• Synchronous Clear
• Applications:
  • Stacked or Push-Down Registers
  • Buffer Storage
  • Accumulator Registers
• Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

SN74ALS323 芯片订购指南

器件	状态	温度	价格	封装 | 引脚	封装数量 | 封装载体	丝印标记
SN74ALS323N	ACTIVE	0 to 70	0.60 | 1ku	PDIP (N) | 20	25 | TUBE	SN74ALS323N
SN74ALS323NE4	ACTIVE	0 to 70	1.60 | 1ku	PDIP (N) | 20	25 | TUBE	SN74ALS323N

SN74ALS323 质量与无铅数据

器件	环保计划*	铅/焊球涂层	MSL 等级/回流焊峰	环保信息与无铅 (Pb-free)	DPPM / MTBF / FIT 率
SN74ALS323N	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type	SN74ALS323N	SN74ALS323N
SN74ALS323NE4	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type	SN74ALS323NE4	SN74ALS323NE4

SN74ALS323 应用技术支持与电子电路设计开发资源下载

1. SN74ALS323 数据资料 dataSheet 下载.PDF
2. TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
3. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
4. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
5. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
6. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
7. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
8. Designing With Logic (PDF 186 KB)
9. Live Insertion (PDF 150 KB)
10. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
11. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
12. HiRel Unitrode Power Management Brochure (PDF 206 KB)
13. LOGIC Pocket Data Book (PDF 6001 KB)
14. HiRel Unitrode Power Management Brochure (PDF 206 KB)
15. Logic Cross-Reference (PDF 2938 KB)