This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.
A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down
| SN74LVC2G74-Q1 | |
| Pin/Package | 8US8 |
| Operating Temperature Range(°C) | -40 to 125 |
| IOL(mA) | 24 |
| Voltage Nodes(V) | 1.8, 2.5, 3.3, 5 |
| IOH(mA) | -24 |
| Vcc max(V) | 5.5 |
| Technology Family | LVC |
| Vcc min(V) | 1.65 |
| Approx. Price (US$) | 0.21 | 1ku |
| No. of Gates | 2 |
| tpd max(ns) | 5.4 |
| ICC(uA) | 10 |
| Rating | Automotive |
| 器件 | 状态 | 温度 | 价格（美元） | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
| CLVC2G74QDCURG4Q1 | ACTIVE | -40 to 125 | 0.21 | 1ku | US8 (DCU) | 8 | 3000 | |
| SN74LVC2G74QDCURQ1 | ACTIVE | -40 to 125 | 0.21 | 1ku | US8 (DCU) | 8 | 3000 |
| 器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
| CLVC2G74QDCURG4Q1 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | CLVC2G74QDCURG4Q1 | CLVC2G74QDCURG4Q1 |
| SN74LVC2G74QDCURQ1 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74LVC2G74QDCURQ1 | SN74LVC2G74QDCURQ1 |
