CD40174B CMOS 六路 D 类触发器

Cd40174B consists of six identical ’D’-type flip-flops having independent DATA inputs. The CLOCK and CLEAR\ inputs are common to all six units. Data are transferred to the Q outputs on the positive-going transition of the clock pulse. All sic flip-flops are simultaneously reset by a low level on the CLEAR\ input.

The CD40174B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

	CD40174B
Voltage Nodes(V)	5, 10, 15
Technology Family	CD4000
Rating	Military

CD40174B 特性

5-V, 10-V, and 15-V parametric ratings
Standardized, symmetrical output characteristics
100% tested for quiescent current at 20 V
Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
Noise margin (full package-temperature range) =
         1 V at VDD = 5 V
         2 V at VDD = 10 V
      2.5 V at VDD = 15 V
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"
Applications:
- Shift Registers
- Buffer/Storage Registers
- Pattern Generators

CD40174B 芯片订购指南

器件	状态	温度	价格（美元）	封装 \| 引脚	封装数量 \| 封装载体	丝印标记
CD40174BD	ACTIVE	-40 to 85	1.60 \| 1ku	SOIC (DW) \| 16	50 \| TUBE
CD40174BDE4	ACTIVE	-40 to 85	1.60 \| 1ku	SOIC (DW) \| 16	50 \| TUBE
CD40174BDG4	ACTIVE	-40 to 85	1.60 \| 1ku	SOIC (DW) \| 16	50 \| TUBE
CD40174BDR	ACTIVE	-40 to 85	1.35 \| 1ku	SOIC (DW) \| 16	2500 \| LARGE T&R
CD40174BDRE4	ACTIVE	-40 to 85	1.35 \| 1ku	SOIC (DW) \| 16	2500 \| LARGE T&R
CD40174BDRG4	ACTIVE	-40 to 85	1.35 \| 1ku	SOIC (DW) \| 16	2500 \| LARGE T&R
CD40174BN	ACTIVE	-40 to 85	1.45 \| 1ku	PDIP (N) \| 16	25 \| TUBE
CD40174BNE4	ACTIVE	-40 to 85	1.45 \| 1ku	PDIP (N) \| 16	25 \| TUBE
CD40174BPWLE	OBSOLETE	-40 to 85		TSSOP (PW) \| 16
CD40174BPWR	ACTIVE	-40 to 85	1.35 \| 1ku	TSSOP (PW) \| 16	2000 \| LARGE T&R
CD40174BPWRE4	ACTIVE	-40 to 85	1.35 \| 1ku	TSSOP (PW) \| 16	2000 \| LARGE T&R
CD40174BPWRG4	ACTIVE	-40 to 85	1.35 \| 1ku	TSSOP (PW) \| 16	2000 \| LARGE T&R

CD40174B 质量与无铅数据

器件	环保计划*	铅/焊球涂层	MSL 等级/回流焊峰	环保信息与无铅 (Pb-free)	DPPM / MTBF / FIT 率
CD40174BD	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BD	CD40174BD
CD40174BDE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BDE4	CD40174BDE4
CD40174BDG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BDG4	CD40174BDG4
CD40174BDR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BDR	CD40174BDR
CD40174BDRE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BDRE4	CD40174BDRE4
CD40174BDRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BDRG4	CD40174BDRG4
CD40174BN	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type	CD40174BN	CD40174BN
CD40174BNE4	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type	CD40174BNE4	CD40174BNE4
CD40174BPWR	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BPWR	CD40174BPWR
CD40174BPWRE4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BPWRE4	CD40174BPWRE4
CD40174BPWRG4	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	CD40174BPWRG4	CD40174BPWRG4

CD40174B 应用技术支持与电子电路设计开发资源下载

CD40174B 数据资料 dataSheet 下载.PDF
TI 德州仪器触发器/锁存器/寄存器产品选型与价格 . xls
Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
CMOS Power Consumption and CPD Calculation (PDF 89 KB)
Designing With Logic (PDF 186 KB)
Live Insertion (PDF 150 KB)
Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
HiRel Unitrode Power Management Brochure (PDF 206 KB)
LOGIC Pocket Data Book (PDF 6001 KB)
HiRel Unitrode Power Management Brochure (PDF 206 KB)
Logic Cross-Reference (PDF 2938 KB)