MIPS | 210 |
SRAM (Kbytes) | 32 |
Cache (Inst/Data) |
16KB/16KB |
I/O Pins | 85 |
USB | High-Speed |
External Bus Interface |
Yes |
UART | 4 |
F.max (MHz) | 150 |
Pb-Free Packages |
TFBGA 196 |
爱特梅尔的AVR. 微控制器有一个RISC 核心运行单周期指令和限制对外在组分的需要的一个明确定义的I/O 结构。内部振荡器, 定时器, UART, SPI, 上拉电阻, 脉冲宽度调制, ADC, 模拟比较器和看门狗定器是AVR 设备里的一些特性。AVR 指令可协调用于减小程序的规模,不论代码是用C 或汇编写的。AVR有内嵌于芯片的系统可编程的Flash和EEPROM, 这是为了优化成本和使产品迅速面向市场的一个理想选择。
The AT32AP7002 is a complete System-on-chip application processor with an AVR32 RISC processor achieving 210 DMIPS running 150 MHz. AVR32 is a high-performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applications, with particular emphasis on low power consumption, high code density and high application performance.
AT32AP7002 implements a Memory Management Unit (MMU) and a flexible interrupt controller supporting modern operating systems and real-time operating systems. The processor also includes a rich set of DSP and SIMD instructions, specially designed for multimedia and telecom applications.
AT32AP7002 incorporates SRAM memories on-chip for fast and secure access. For applications requiring additional memory, external 16-bit SRAM is accessible. Additionally, an SDRAM controller provides off-chip volatile memory access as well as controllers for all industry standard off-chip non-volatile memories, like Compact Flash, Multi Media Card (MMC), Secure Digital (SD)-card, SmartCard, NAND Flash and Atmel DataFlash™.
The Direct Memory Access controller for all the serial peripherals enables data transfer between memories without processor intervention. This reduces the processor overhead when transferring continuous and large data streams between modules in the MCU.
The Timer/Counters includes three identical 16-bit timer/counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.
AT32AP7002 also features an onboard LCD Controller, supporting single and double scan monochrome and color passive STN LCD modules and single scan active TFT LCD modules. On monochrome STN displays, up to 16 gray shades are supported using a time-based dithering algorithm and Frame Rate Control (FRC) method. This method is also used in color STN displays to generate up to 4096 colors.
The LCD Controller is programmable for supporting resolutions up to 2048 x 2048 with a pixel depth from 1 to 24 bits per pixel. A pixel co-processor provides color space conversions for images and video, in addition to a wide variety of hardware filter support The media-independent interface (MII) and reduced MII (RMII) 10/100 Ethernet MAC modules provides on-chip solutions for network-connected devices.
Synchronous Serial Controllers provide easy access to serial communication protocols, audio standards like I2S and frame-based protocols. The Java hardware acceleration implementation in AVR32 allows for a very high-speed Java byte-code execution. AVR32 implements Java instructions in hardware, reusing the existing RISC data path, which allows for a near-zero hardware overhead and cost with a very high performance.
The Image Sensor Interface supports cameras with up to 12-bit data buses. PS2 connectivity is provided for standard input devices like mice and keyboards.
AT32AP7002 integrates a class 3 Nexus 2.0 On-Chip Debug (OCD) System, with non-intrusive real-time trace, full-speed read/write memory access in addition to basic runtime control. The C-compiler is closely linked to the architecture and is able to utilize code optimization features, both for size and speed.
Ordering Code | Package | Package Type | Conditioning | Temperature Operating Range |
AT32AP7002-CTUT | CTBGA196 | Green | Tray | Industrial (-40°C to 85°C) |
AT32AP7002-CTUR | CTBGA196 | Green | Reel | Industrial (-40°C to 85°C) |