74AUP3G34GT: Low-power triple buffer
The 74AUP3G34 is a triple buffer.
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.
74AUP3G34GT: 产品结构框图
Outline 3d SOT833-1
数据手册 (1)
| 名称/描述 | Modified Date |
|---|---|
| Low-power triple buffer (REV 2.0) PDF (215.0 kB) 74AUP3G34 [English] | 12 Oct 2016 |
手册 (1)
| 名称/描述 | Modified Date |
|---|---|
| NXP® ultra-low-power CMOS logic 74AUP1G/2G/3Gxxx: Advanced, ultra-low-power CMOS logic (REV 1.0) PDF (1.4 MB) 75017458 [English] | 13 Oct 2014 |
选型工具指南 (2)
| 名称/描述 | Modified Date |
|---|---|
| ロジック製品セレクションガイド... (REV 1.0) PDF (38.3 MB) LOGIC_SELECTION_GUIDE_2015_JP [English] | 19 Nov 2015 |
| Logic selection guide 2016 (REV 1.1) PDF (15.3 MB) 75017285 [English] | 08 Jan 2015 |
封装信息 (1)
| 名称/描述 | Modified Date |
|---|---|
| plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm (REV 1.0) PDF (201.0 kB) SOT833-1 [English] | 08 Feb 2016 |
包装 (1)
| 名称/描述 | Modified Date |
|---|---|
| Standard product orientation 12NC ending 115 (REV 3.0) PDF (88.0 kB) SOT833-1_115 [English] | 05 Apr 2013 |
支持信息 (1)
| 名称/描述 | Modified Date |
|---|---|
| MAR_SOT833 Topmark (REV 1.0) PDF (75.0 kB) MAR_SOT833 [English] | 03 Jun 2013 |
IBIS
- 74AUP3G34 IBIS Model (REV 1.0) ibs AUP3G34 12/5/2014
订购信息
| 型号 | 状态 | Family | 功能 | VCC (V) | Logic switching levels | 说明 | Output drive capability (mA) | Package version | fmax (MHz) | No of bits | Power dissipation considerations | tpd (ns) | Tamb (Cel) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name | No of pins |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 74AUP3G34GT | Active | AUP | triple buffer | 1.1 - 3.6 | CMOS | triple buffer | +/- 1.9 | SOT833-1 | 70 | 3 | ultra low | 3.9 | -40~125 | 327 | 6.1 | 157 | XSON8 | 8 |
封装环保信息
| 产品编号 | 封装说明 | Outline Version | 回流/波峰焊接 | 包装 | 产品状态 | 部件编号订购码 (12NC) | Marking | 化学成分 | RoHS / 无铅 / RHF | 无铅转换日期 | MSL | MSL LF |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 74AUP3G34GT | | SOT833-1 | Reel 7" Q1/T1 | Active | 74AUP3G34GTX (9352 806 95115) | Standard Marking | 74AUP3G34GT |    | Always Pb-free | 1 | 1 |
- Low-power triple buffer 74AUP3G34GT
- NXP® ultra-low-power CMOS logic 74AUP1G/2G/3Gxxx: Advanced, ultra-low-power CMOS logic 74AUP1G86GW-Q100
- ロジック製品セレクションガイド... 74LVC_H_245A_Q100
- Logic selection guide 2016 74LVC_H_245A_Q100
- MAR_SOT833 Topmark NCX2222
- 74AUP3G34 IBIS Model 74AUP3G34GT
- plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm NCX2222
- Standard product orientation 12NC ending 115 NCX2222
- 74AVCM162836DGG
- XC7WT14
