74LVC1G126:Single Gate
Part Number | Data Sheet | SPICE Model | Number of Gates | Family | VCC Min (V) | VCC Max (V) | tpd max @ (1.5V) (ns) | tpd max @ (1.8V) (ns) | tpd max @ (2.5V) (ns) | tpd max @ (3.3V) (ns) | tpd max @ (5.0V) (ns) | Output Current |
---|
74LVC1G126 | 74LVC1G126.pdf | - | 1 | LVC | 1.65 | 5.5 | - | 8 | 5.5 | 4.5 | 4 | 32 |
Description
The 74LVC1G126 is a single non-inverting buffer/bus driver with a 3-state output. The output enters a high impedance state when a LOW-level is applied to the output enable (OE) pin. The device is designed for operation with a power supply range of 1.65V to 5.5V. The inputs are tolerant to 5.5V allowing this device to be used in a mixed voltage environment. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down.
Application
- Voltage Level Shifting
- Bus Driver / Repeater
- Power Down Signal Isolation
- General Purpose Logic
- Wide array of products such as.
- PCs, networking, notebooks, netbooks, PDAs
- Computer peripherals, hard drives, CD/DVD ROM
- TV, DVD, DVR, set top box
- Cell Phones, Personal Navigation / GPS
- MP3 players ,Cameras, Video Recorders
Features
- Wide Supply Voltage Range from 1.65 to 5.5V
- ± 24mA Output Drive at 3.3V
- CMOS low power consumption
- IOFF Supports Partial-Power-Down Mode Operation
- Inputs accept up to 5.5V
- ESD Protection Exceeds JESD 22
- 200-V Machine Model (A115-A)
- 2000-V Human Body Model (A114-A)
- 1000-V Charged-Device Model (C101)
- Latch-Up Exceeds 100mA per JESD 78, Class II
- Range of Package Options
- Direct Interface with TTL Levels
- All packages assemb°C with “Green” Molding Compound (no Br, Sb)
- Lead Free Finish/ RoHS Compliant
Ordering Information
- 74LVC1G126FS3-7
- 74LVC1G126FW5-7
- 74LVC1G126FZ4-7
- 74LVC1G126SE-7
- 74LVC1G126W5-7
- 74LVC1G126Z-7
SOT25
SOT353
SOT553
X2-DFN1010-6
X2-DFN1410-6
X2-DFN1409-6
X2-DFN0808-4
X1-DFN1010-6