Features

• Key Features
• 200 MHz/330 DMIPS, MIPS Warrior M-class core
• DSP-enhanced core: Four 64-bit accumulators Single-cycle MAC, saturating and fractional math IEEE 754-compliant
• Four 64-bit accumulators
• Single-cycle MAC, saturating and fractional math
• IEEE 754-compliant
• Dual Panel Flash for live update support
• FPU for fast single- and double-precision math
• 12-bit, 18 MSPS, 24-channel ADC module
• Memory Management Unit for optimum embedded OS execution
• microMIPS mode for up to 35% code compression
• UART, I2C, PMP, SQI & Analog Comparators
• SPI/I2S interfaces for audio processing and playback
• Hi-Speed USB 2.0 Device/Host/OTG
• 10/100 Mbps Ethernet MAC with MII and RMII interface
• Temperature Range: - 40°C to 85°C; - 40°C to 125°C
• AEC-Q100 Qualified Grade 1 - 40°C to 125°C
• Grade 1
• - 40°C to 125°C
• Operating voltage range of 2.2V to 3.6V
• 2MB Flash memory (plus an additional 160 KB of Boot Flash)
• 512KB SRAM memory
• microMIPS mode for up to 35% smaller code size
• DSP-enhanced core: Four 64-bit accumulators Single-cylce MAC, saturating and fractional math IEEE 754-compliant
• Four 64-bit accumulators
• Single-cylce MAC, saturating and fractional math
• IEEE 754-compliant
• FPU for fast single- and double-precision math
• Code-efficient (C and Assembly) architecture
• Low-power management modes (Idle and Sleep)
• 50 MHz Serial Quad Interface (SQI)
• Peripheral Pin Select (PPS) functionality to enable function remap
• 8 channels of hardware programmable DMA and 18 channels of dedicated DMA with automatic data size detection
• Six UART modules (25 Mbps): Supports LIN 1.2 and IrDA protocols
• Six 4-wire SPI modules (50 Mbps)
• SQI configurable as an additional SPI module (50 MHz)
• Five I2C modules (up to 1 Mbaud) with SMBus support
• Parallel Master Port (PMP)
• Hardware Real-Time Clock and Calendar (RTCC)
• Nine 16-bit Timers/Counters (four 16-bit pairs combine to create four 32-bit timers)
• Nine Capture inputs and Nine Compare/PWM outputs
• Graphics interface: PMP
• Audio data communication: I2S, LJ, RJ, USB
• Audio data control interface: SPI and I2C™
• Audio data master clock: Fractional clock frequencies with USB synchronization
• 12-bit ADC Module: 18 Msps rate with six Sample and Hold (S&H) circuits (five dedicated and one shared) Up to 24 analog inputs Can operate during sleep and idle modes Multiple trigger sources Six digital comparators and six digital filters
• 18 Msps rate with six Sample and Hold (S&H) circuits (five dedicated and one shared)
• Up to 24 analog inputs
• Can operate during sleep and idle modes
• Multiple trigger sources
• Six digital comparators and six digital filters
• Two analog comparators with 32 programmable voltage references
• Temperature sensor with ±2°C accuracy
• In-circuit and in-application programming
• 4-wire MIPS® Enhanced JTAG interface
• Unlimited program and 12 complex data breakpoints
• IEEE 1149.2-compatible (JTAG) boundary scan
• Non-intrusive hardware-based instruction trace
• MPLAB Harmony - PIC32 software development framework
• C/C++ compiler with native DSP/fractional and FPU support
• TCP/IP, USB, Graphics and mTouch middleware
• MFi, Android and Bluetooth audio frameworks
• RTOS Kernels, Express Logic ThreadX, FreeRTOS, OPENRTOS, Micriµm, µC/OS and SEGGER embOS

Parameter