NB7V32MMNGEVB:NB7V32M CUST EVAL BOARD
The NB7V32M is a differential divide-by-2 Clock divider with asynchronous reset. The differential Clock inputs incorporate internal 50-ohm termination resistors and will accept LVPECL, CML and LVDS logic levels. The NB7V32M produces a divide-by-2 output copy of an input Clock operating up to 10GHz with minimal jitter. The Reset pin is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the Reset allows for the synchronization of multiple NB7V32M's in a system. The 16mA differential CML output provides matching internal 50-ohm termination which guarantees 400mV output swing when externally receiver terminated with 50-ohm to VCC.
特性
- Test & Measurement, ATE
- Instrumentation, Networking
|
NB7V32MMNGEVB 实物图
|
评估板信息
| 评估板 |
状况 |
无铅(Pb-free) |
简短说明 |
所用产品 |
| NB7V32MMNGEVB |
Active |
 |
NB7V32MMNGEVB:NB7V32M CUST EVAL BOARD |
NB7V32MMNG |
技术文档
