- Architecture
- 16/32-bit RISC ARM926EJ-S core
- 64-way set-associative cache with I-cache (8KB) and D-cache (8KB)
- ARM's Jazelle Java technology enhanced ARM architecture
- AMBA 2.0, AHB/APB
- MMU to support WinCE, Symbian and Linux
- System Manager
- Address space : 128M bytes for each bank (total 1G bytes)
- Little/Big Endian support
- Eight memory banks :
- Six memory banks for SSMC, ROM, SRAM and others
- Two memory banks for SDRAM
- Supports a synchronous static memory-mapped devices including RAM, ROM, and flash (SLC/MLC)
- 100/133MHz address and command bus speed
- Nand Flash Bootloader
- Operating Conditions
- Internal : 1.2V
- External I/O : 3.3V
- Speed : 200MHz @ 1.2V, 266MHz @ 1.4V
- Memory : 1.8V/2.5V/3.0V memory
- On-chip Peripherals
- Power management : Normal, Idle, stop and sleep mode
- 2-port USB Host / 1- port USB Device
- SD Host interface version 1.0 & Multimedia card protocol version 2.11 compatible
- ATA Interface
- 1-ch multi-master IIC-BUS/1-ch IIS-BUS controller
- RTC with calendar function
- On-chip clock generator with PLL
- 16 bit Watch-dog timer
- 4-ch PWM timers & 1-ch internal timer
- 3-ch UART
- 2-ch SPI
- 115-bit general purpose I/O ports
- 24-ch external interrupt source
- LCD controller (up to 65K color STN and 16M color TFT) with 1-ch LCD-dedicated DMA
- 8-ch 10-bit ADC and touch screen interface
- Package
- 272-FBGA 14 x 14
Benefits