CD74HC192 高速 CMOS 逻辑可预设的同步 4 位 BCD 码十进制加/减计数器

The ’HC192, ’HC193 and ’HCT193 are asynchronously presettable BCD Decade and Binary Up/Down synchronous counters, respectively.

Presetting the counter to the number on the preset data inputs (P0-P3) is accomplished by a LOW asynchronous parallel load input (PL)\. The counter is incremented on the low-to-high transition of the Clock-Up input (and a high level on the Clock-Down input) and decremented on the low to high transition of the Clock-Down input (and a high level on the Clock-up input). A high level on the MR input overrides any other input to clear the counter to its zero state. The Terminal Count up (carry) goes low half a clock period before the zero count is reached and returns to a high level at the zero count

CD74HC192
Rating Catalog    
Technology Family HC
CD74HC192 特性
CD74HC192 芯片订购指南
器件 状态 温度 价格 封装 | 引脚 封装数量 | 封装载体 丝印标记
CD74HC192E ACTIVE -55 to 125 0.90 | 1ku PDIP (N) | 16 25 | TUBE  
CD74HC192EE4 ACTIVE -55 to 125 0.90 | 1ku PDIP (N) | 16 25 | TUBE  
CD74HC192NSR ACTIVE -55 to 125 0.90 | 1ku SO (NS) | 16 2000 | LARGE T&R  
CD74HC192NSRE4 ACTIVE -55 to 125 0.90 | 1ku SO (NS) | 16 2000 | LARGE T&R  
CD74HC192NSRG4 ACTIVE -55 to 125 0.90 | 1ku SO (NS) | 16 2000 | LARGE T&R  
CD74HC192 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
CD74HC192E Pb-Free (RoHS)  CU NIPDAU  N/A for Pkg Type CD74HC192E CD74HC192E
CD74HC192EE4 Pb-Free (RoHS)  CU NIPDAU  N/A for Pkg Type CD74HC192EE4 CD74HC192EE4
CD74HC192NSR Green (RoHS & no Sb/Br)  CU NIPDAU  Level-1-260C-UNLIM CD74HC192NSR CD74HC192NSR
CD74HC192NSRE4 Green (RoHS & no Sb/Br)  CU NIPDAU  Level-1-260C-UNLIM CD74HC192NSRE4 CD74HC192NSRE4
CD74HC192NSRG4 Green (RoHS & no Sb/Br)  CU NIPDAU  Level-1-260C-UNLIM CD74HC192NSRG4 CD74HC192NSRG4
CD74HC192 应用技术支持与电子电路设计开发资源下载
  1. CD74HC192 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器MSI 功能产品选型与价格 . xls
  3. Logic Guide 2009 (PDF 4263 KB)
  4. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  5. Understanding and Interpreting Standard-Logic Data Sheets (PDF 857 KB)
  6. TI IBIS File Creation, Validation, and Distribution Processes (PDF 380 KB)
  7. Implications of Slow or Floating CMOS Inputs (PDF 101 KB)
  8. CMOS Power Consumption and CPD Calculation (PDF 89 KB)
  9. Designing With Logic (PDF 186 KB)
  10. Live Insertion (PDF 150 KB)
  11. Input and Output Characteristics of Digital Integrated Circuits (PDF 1708 KB)
  12. Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (PDF 43 KB)
  13. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  14. LOGIC Pocket Data Book (PDF 6001 KB)
  15. HiRel Unitrode Power Management Brochure (PDF 206 KB)
  16. Logic Cross-Reference (PDF 2938 KB)