The SN74AHC74Q dual positive-edge-triggered device is a D-type flip-flop.
A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs
| SN74AHC74Q-Q1 | |
| Voltage Nodes(V) | 5, 3.3 |
| Rating | Catalog |
| 器件 | 状态 | 温度 | 价格（美元） | 封装 | 引脚 | 封装数量 | 封装载体 | 丝印标记 |
| SN74AHC74QDRG4Q1 | ACTIVE | -40 to 125 | 0.20 | 1ku | SOIC (D) | 14 | 2500 | |
| SN74AHC74QDRQ1 | ACTIVE | -40 to 125 | 0.20 | 1ku | SOIC (D) | 14 | 2500 |
| 器件 | 环保计划* | 铅/焊球涂层 | MSL 等级/回流焊峰 | 环保信息与无铅 (Pb-free) | DPPM / MTBF / FIT 率 |
| SN74AHC74QDRG4Q1 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74AHC74QDRG4Q1 | SN74AHC74QDRG4Q1 |
| SN74AHC74QDRQ1 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | SN74AHC74QDRQ1 | SN74AHC74QDRQ1 |
