ADS6423 具有串行 LVDS 输出的四路 12 位 80MSPS ADC

The ADS6424/ADS6423/ADS6422 (ADS642X) is a family of high performance 12-bit 105/80/65 MSPS quad channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64-pin QFN package (9 mm × 9 mm) that allows for high system integration density. The device includes 3.5dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1dB steps up to 6dB.

The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1Gbps easing receiver design.

ADS6422 ADS6423 ADS6424 ADS6425 ADS6442 ADS6443 ADS6444 ADS6445
Resolution(Bits) 12 12 12 12 14 14 14 14
Sample Rate (max) 65MSPS 80MSPS 105MSPS 125MSPS 65MSPS 80MSPS 105MSPS 125MSPS
Architecture Pipeline Pipeline Pipeline Pipeline Pipeline Pipeline Pipeline Pipeline
Power Consumption(Typ)(mW) 1050 1180 1350 1650 1050 1180 1350 1680
SINAD(dB) 71 70.9 70 70 73.7 73.5 72 72.3
SNR(dB) 71 70.9 70.6 70.5 74 73.8 73 73.2
SFDR(dB) 88 87 81 83 88 87.5 81 83
DNL(Max)(+/-LSB) 0.5 1.8 2 2 0.5 2 2.5 2.5
INL(Max)(+/-LSB) 2 2 2.5 2.5 4.5 4.5 5 5
No Missing Codes(Bits) 12 12 12 12 14 14 14 14
ENOB(Bits) 11.5 11.5 11.4 11.4 12 11.9 11.7 11.7
No. of Supplies 2 2 2 2 2 2 2 2
Analog Voltage AV/DD(Min)(V) 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0
Analog Voltage AV/DD(Max)(V) 3.6 3.6 3.6 3.6 3.6 3.6 3.6 3.6
Logic Voltage DV/DD(Min)(V) 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0
Logic Voltage DV/DD(Max)(V) 3.6 3.6 3.6 3.6 3.6 3.6 3.6 3.3
Input Configuration Range 2V (p-p) 2V (p-p) 2V (p-p) 2V (p-p) 2V (p-p) 2V (p-p) 2V (p-p) 2V (p-p)
Reference Mode Int and Ext Int and Ext Int and Ext Int and Ext Int and Ext Int and Ext Int and Ext Int and Ext
Rating Catalog Catalog Catalog Catalog Catalog Catalog Catalog Catalog
Pin/Package 64VQFN 64VQFN 64VQFN 64VQFN 64VQFN 64VQFN 64VQFN 64VQFN
# Input Channels 4 4 4 4 4 4 4 4
Operating Temperature Range(°C) -40 to 85 -40 to 85 -40 to 85 -40 to 85 -40 to 85 -40 to 85 -40 to 85 -40 to 85
ADS6423 特性
ADS6423 芯片订购指南
器件 状态 温度 (oC) 价格(美元) 封装 | 引脚 封装数量 | 封装载体 封装数量 | 封装载体 丝印标记
ADS6423IRGC25 ACTIVE -40 to 85 49.30 | 1ku VQFN (RGC) | 64 25 | SMALL T&R 25 | SMALL T&R AZ6423
ADS6423IRGCR ACTIVE -40 to 85 44.30 | 1ku VQFN (RGC) | 64 2000 | LARGE T&R 2000 | LARGE T&R AZ6423
ADS6423IRGCRG4 ACTIVE -40 to 85 44.30 | 1ku VQFN (RGC) | 64 2000 | LARGE T&R 2000 | LARGE T&R AZ6423
ADS6423IRGCT ACTIVE -40 to 85 45.30 | 1ku VQFN (RGC) | 64 250 | SMALL T&R 250 | SMALL T&R AZ6423
ADS6423IRGCTG4 ACTIVE -40 to 85 45.30 | 1ku VQFN (RGC) | 64 250 | SMALL T&R 250 | SMALL T&R AZ6423
ADS6423 工具与软件
名称 型号 公司 工具/软件类型
ADS6423 评估模块 ADS6423EVM Texas Instruments 开发电路板/EVM
ADC 谐波计算器 ADC-HARMONIC-CALC Texas Instruments 计算实用程序
用于模数转换器的抗混淆计算工具 ANTIALIASINGCALC Texas Instruments 计算实用程序
运算放大器至 ADC 电路拓扑计算器 ADC-INPUT-CALC Texas Instruments 计算实用程序
ADS6423 质量与无铅数据
器件 环保计划* 铅/焊球涂层 MSL 等级/回流焊峰 环保信息与无铅 (Pb-free) DPPM / MTBF / FIT 率
ADS6423IRGC25 Green (RoHS & no Sb/Br)  CU NIPDAU  Level-3-260C-168 HR ADS6423IRGC25 ADS6423IRGC25
ADS6423IRGCR Green (RoHS & no Sb/Br)  CU NIPDAU  Level-3-260C-168 HR ADS6423IRGCR ADS6423IRGCR
ADS6423IRGCRG4 Green (RoHS & no Sb/Br)  CU NIPDAU  Level-3-260C-168 HR ADS6423IRGCRG4 ADS6423IRGCRG4
ADS6423IRGCT Green (RoHS & no Sb/Br)  CU NIPDAU  Level-3-260C-168 HR ADS6423IRGCT ADS6423IRGCT
ADS6423IRGCTG4 Green (RoHS & no Sb/Br)  CU NIPDAU  Level-3-260C-168 HR ADS6423IRGCTG4 ADS6423IRGCTG4
ADS6423 应用技术支持与电子电路设计开发资源下载
  1. ADS6423 数据资料 dataSheet 下载.PDF
  2. TI 德州仪器仪ADC 模数转换器产品选型与价格 . xls
  3. 模数规格和性能特性术语表 (Rev. A) (PDF 1993 KB)
  4. 所选封装材料的热学和电学性质 (PDF 645 KB)
  5. 高速数据转换 (PDF 1967 KB)
  6. Shelf-Life Evaluation of Lead-Free Component Finishes (PDF 1305 KB)
  7. A Spreadsheet for Calculating the Frequency Response of the ADS1250-54 (PDF 461 KB)
  8. A Spreadsheet for Calculating the Frequency Response of the ADS1250-54
  9. Understanding the ADS1251, ADS1253, and ADS1254 Input Circuitry (PDF 39 KB)
  10. Analog-to-Digital Converter Grounding Practices Affect System Performance (PDF 56 KB)
  11. Principles of Data Acquisition and Conversion (PDF 50 KB)
  12. Interleaving Analog-to-Digital Converters (PDF 64 KB)
  13. What Designers Should Know About Data Converter Drift (PDF 95 KB)
  14. Giving Delta-Sigma Converters a Gain Boost with a Front End Analog Gain Stage (PDF 70 KB)
  15. Programming Tricks for Higher Conversion Speeds Utilizing Delta Sigma Converters (PDF 105 KB)